.webp){kind=small}
Power and Cost-Optimized FPGA
Cyclone® 10 LP
The Cyclone 10 LP FPGA extends the Cyclone FPGA series leadership in low-power devices targeted for high-volume and cost-sensitive applications.
Explore Cyclone® 10 LP FPGAs
Key Features
| Embedded Multipliers | Each embedded multiplier block in the devices supports one individual 18 × 18-bit multiplier or two individual 9 × 9-bit multipliers. Cascade multiplier blocks to form wider or deeper logic structures. |
| Logic Elements and Logic Array Blocks | The logic array block (LAB) consists of 16 logic elements (LEs), each with four inputs, a four-input look-up table (LUT), a register, and output logic. The four-input LUT is a function generator that can implement any function with four variables. |
| Embedded Memory Blocks | The embedded memory structure consists of M9K memory blocks columns. Each M9K memory block of on the device provides 9 Kb of on-chip memory. |
| Single Event Upset (SEU) | The cyclic redundancy check (CRC) error detection feature can check for an SEU continuously, automatically confirming the accuracy of the configuration data stored in the device and alerting the system to an occurrence of a configuration error. |
Benefits
Half the Power at Half the Cost
Ideal for high-volume, cost-sensitive functions, the Cyclone 10 LP FPGA is designed for a broad spectrum and suits smart and connected end applications across many market segments.
Lower Your System Costs
All Cyclone 10 LP FPGAs require only two core power supplies for operation, simplifying your power distribution network and saving you board costs, board space, and design time. This enables you to design a lower cost system.
Reduce Power Consumption
Built on a power-optimized 60 nm process, the Cyclone 10 LP FPGA extends the low-power leadership of the previous-generation Cyclone V FPGA. The latest generation devices reduce core static power by up to 50 percent compared with the previous generations.
Solutions
 | Altera delivers solutions enabling innovation from edge to cloud in industrial automation. With our FPGAs, industries can develop safe, reliable, and optimized designs. |
|---|
 | As consumer electronics continue to evolve, devices are being challenged to support edge AI, 8K video processing, and emerging connectivity standards while maintaining responsive performance and energy efficiency. These trends are driving demand for adaptable hardware platforms that can accelerate compute-intensive workloads, process data in real time, and evolve with changing application requirements. |
|---|
 | Altera delivers solutions enabling innovation from EV Charging to Infotainment. With our FPGAs, industries can develop safe, reliable, and optimized designs. |
|---|
Product Package & Combination Selector
Start Design
Start your Cyclone 10 LP FPGA design — choose a design phase below to jump to the right tools, guides, and resources.
Cyclone 10 LP FPGA Development Kits
This Evaluation Kit is a compact, feature-rich platform designed for evaluating the low-power, cost-effective Cyclone 10 LP FPGA. The board integrates a range of connectivity options including Gigabit Ethernet, a 2x20 GPIO header, Arduino UNO R3-compatible connectors, and a Digilent Pmod interface, making it ideal for rapid prototyping and I/O expansion.
All Cyclone 10 LP FPGA Development Kits
See all Development kits from Altera and our Partners.
FFT FPGA IP Cores
The Fast Fourier transform (FFT) FPGA intellectual property (IP) core is a high-performance, highly parameterizable FFT processor.
Multi-Rate Ethernet PHY FPGA IP
This IP allows dynamic reconfiguration across all Ethernet rates from 10M, 100M, 1G, 2.5G, 5G, and 10G. It handles the frame encapsulation and flow of data between a client logic and Ethernet network via PCS and PMA (PHY).
Quartus® Prime Design Software Standard Edition
Provides comprehensive FPGA design capabilities with broad device support and essential tools for design planning, compilation, and analysis.
Quartus Prime Design Software Lite Edition
A free, entry-level FPGA design solution that provides basic compilation, programming, and debugging capabilities for select device families.
Resources
Documentation, resources, and support for Cyclone 10 LP FPGA
Common Questions
Compare SRAM-based Cyclone 10 LP configuration with MAX 10's nonvolatile integration, then assess startup, analog needs, resources, cost and power.
Account for width/depth choices, block granularity and dual-port requirements. Logical bit count alone can underestimate allocated blocks.
Compare actual clocks, I/O loads and switching activity with assumptions. Include configuration and board supply losses where relevant.
Programmable GPIO and control logic allow custom interfaces. Check voltage-bank compatibility, timing and required external protection.