Hero Banner image

Agilex™ 7 FPGA and SoC FPGA I-Series

I-Series devices offer the highest-performance I/O interfaces to address bandwidth-intensive applications. Manufactured on 10 nm SuperFin process technology, this series builds upon F-Series device features offering transceiver rates up to 116 Gbps, PCIe 5.0 support, and cache- and memory-coherent attach to processors with Compute Express Link (CXL).

 Agilex 7 FPGAs and SoC FPGAs I-Series Product Table

DAM image

Interconnect Innovations

116 Gbps

Highest transceiver data rate

The industry's

1st

PCIe 5.0 x16 PCI-SIG listed, 32 GT/s FPGA

4X

Higher CXL bandwidth per port vs. other FPGA Compute Express Link (CXL) implementations

Benefits

Support the Most Demanding Bandwidth Requirements

Support industry-leading data rates up to 116 Gbps for a wide range of applications while supporting demanding bandwidth requirements with configurable networking support, including hard media access control (MAC), physical coding sublayer (PCS), and forward error correction (FEC) for Ethernet rates up to 400GE.

High-performance and Scalable with Fast Data Transfer Rates

Optimize I/O functionality allowing multiple hosts to connect through PCI Express (PCIe) 5.0 x16 Interface for high-performance and scalability, with data transfer rates from 2.5 giga transfers per second (GT/s) to 32.0 GT/s.

High-Speed, Low-Latency Cache and Memory-Coherent Interface

The new Compute Express Link (CXL) protocol provides a high-speed, low-latency cache, and memory-coherent interface to CPUs and workload accelerators for optimal workload acceleration and connection to FPGA-based discrete accelerators.

Key Features

Logic Elements (LEs)

Innovations allow over 4 million LEs in a single monolithic fabric.

Heterogeneous 3D SiP Transceivers

Transceivers on heterogeneous 3D system-in-package (SiP) tiles support bandwidth capacities ranging up to 32 Gbps NRZ, and up to 116 Gbps PAM4.

High-Performance Crypto Blocks

Hardened 200G (Half Duplex) crypto cores supporting AES-GCM encryption/decryption, MACsec IP to secure network traffic.

Quad-core Arm Cortex-A53 SoC

Integrated hardened quad-core Arm Cortex-A53 processor option.

Applications

DAM image

AI

View Detail Right arrow Right arrow
DAM image

Industrial

View Detail Right arrow Right arrow
DAM image

Medical

View Detail Right arrow Right arrow
DAM image

Wireline

View Detail Right arrow Right arrow
DAM image

Wireless

View Detail Right arrow Right arrow
DAM image

Military, Aerospace, and Government

View Detail Right arrow Right arrow
DAM image

Test and Measurement

View Detail Right arrow Right arrow
DAM image

Broadcast and Pro AV

View Detail Right arrow Right arrow
DAM image

Security

View Detail Right arrow Right arrow
DAM image

Financial Services

View Detail Right arrow Right arrow
       Loading...   

Get Started: Development Kits, IP, Example Designs and Software

Explore all board offerings Right arrow Right arrow

Ready to Order?

Connect with an authorized distributor to access the latest FPGA solutions and ensure a seamless procurement process.

Contact a Distributor