Cyclone V badge image

Power and Cost-Optimized FPGA and SoC FPGA

Cyclone® V

  • FPGA
  • SoC FPGA

Cyclone® V FPGAs deliver lower total power than the previous generation, efficient logic integration, integrated transceiver variants, and SoC FPGA variants with an Arm*-based hard processor system (HPS), recommended for edge-centric applications and designs.

Explore the Cyclone® V Family

Cyclone® V devices are built on TSMC's 28 nm low-power (28LP) process and span six series. Three FPGA series (E, GX, GT) cover general logic through 6.144 Gbps transceiver designs, and three SoC FPGA series (SE, SX, ST) add a hard processor system with a dual-core Arm Cortex*-A9 MPCore processor. All six share the same 8-input adaptive logic module, variable-precision DSP blocks, M10K embedded memory, and hard memory controllers, so a design can move between series without re-architecting.

  • Cyclone V E FPGA

    Optimized for low system cost and power for a wide spectrum of general logic and DSP applications.

    • FPGA
  • Cyclone V GX FPGA

    Optimized for low cost and power for 614 Mbps to 3.125 Gbps transceiver applications.

    • FPGA
  • Cyclone V GT FPGA

    FPGA industry’s lowest cost and power for 6.144 Gbps transceiver applications.

    • FPGA
  • Cyclone V SE SoC FPGA

    Integrated Arm* Cortex*-A9 MPCore processor system optimized for low system cost and power for a wide spectrum of general logic and DSP applications.

    • SOC FPGA
  • Cyclone V SX SoC FPGA

    Integrated Arm* Cortex*-A9 MPCore processor system optimized for low cost and power for 614 Mbps to 3.125 Gbps transceiver applications.

    • SOC FPGA
  • Cyclone V ST SoC FPGA

    Integrated Arm* Cortex*-A9 MPCore processor system - FPGA industry’s low cost and power for 6.144 Gbps transceiver applications.

    • SOC FPGA

Common Questions