The M-Series FPGA wide and flexible memory hierarchy with dual dedicated hardened memory controllers, and hardened memory Network on Chip (NoC) allows designers to reach the highest HBM2E and DDR5 memory bandwidth and run the memory computation near the fabric, significantly reducing memory bottlenecks and latency.