FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Literature: Stratix III Devices

Home > Products > Literature > Stratix III (L and E)
  • Package Specifications
  • Thermal Specifications
  • Device Pin-Outs
  • Stratix® III Design Guidelines (PDF)
  • Pin Connection Guidelines
  • Board Design Guidelines
  • Family Overview (PDF)
  • Datasheet (PDF)
  • Errata Sheet (PDF)
  • Known Stratix III Issues
  • BSDL Files
  • Allegro Symbols
  • PowerPlay Early Power Estimator

Stratix III Device Handbook (All Sections) (8 MB)

Show All / Hide All

Volume 1 - Stratix III Device Handbook (ver 1.9, Jul 2009, 5 MB)

    Section I. Device Core (2 MB)

    • Subscribe Alert Chapter 1. Stratix III Device Family Overview (ver 1.7, May 2009, 188 KB)
    • Subscribe Alert Chapter 2. Logic Array Blocks & Adaptive Logic Modules in Stratix III Devices (ver 1.5, May 2009, 260 KB)
    • Subscribe Alert Chapter 3. MultiTrack Interconnect in Stratix III Devices (ver 1.2, May 2009, 124 KB)
    • Subscribe Alert Chapter 4. TriMatrix Embedded Memory Blocks in Stratix III Devices (ver 1.7, May 2009, 481 KB)
    • Subscribe Alert Chapter 5. DSP Blocks in Stratix III Devices (ver 1.6, May 2009, 446 KB)
    • Subscribe Alert Chapter 6. Clock Networks and PLLs in Stratix III Devices (ver 1.8, Jul 2009, 791 KB)

    Section II. I/O Interfaces (2 MB)

    • Subscribe Alert Chapter 7. Stratix III Device I/O Features (ver 1.7, May 2009, 713 KB)
    • Subscribe Alert Chapter 8. External Memory Interfaces in Stratix III Devices (ver 1.8, May 2009, 901 KB)
    • Subscribe Alert Chapter 9. High Speed Differential I/O Interfaces with DPA in Stratix III Devices (ver 1.7, May 2009, 318 KB)

    Section III. Hot Socketing, Configuration, Remote Upgrades & Testing (2 MB)

    • Subscribe Alert Chapter 10. Hot Socketing & Power-On Reset in Stratix III Devices (ver 1.6, May 2009, 133 KB)
    • Subscribe Alert Chapter 11. Configuring Stratix III Devices (ver 1.7, May 2009, 1 MB)
    • Subscribe Alert Chapter 12. Remote System Upgrades with Stratix III Devices (ver 1.4, May 2009, 201 KB)
    • Subscribe Alert Chapter 13. IEEE 1149.1 (JTAG) Boundary Scan Testing in Stratix III Devices (ver 1.7, May 2009, 355 KB)

    Section IV. Design Security & Single Event Upset (SEU) Mitigation (319 KB)

    • Subscribe Alert Chapter 14. Design Security in Stratix III Devices (ver 1.5, May 2009, 131 KB)
    • Subscribe Alert Chapter 15. SEU Mitigation in Stratix III Devices (ver 1.6, May 2009, 233 KB)

    Section V. Power & Thermal Management (153 KB)

    • Subscribe Alert Chapter 16. Programmable Power & Temperature Sensing Diode in Stratix III Devices (ver 1.5, May 2009, 152 KB)

    Section VI. Packaging Information (47 KB)

    • Subscribe Alert Chapter 17. Stratix III Device Package Information (ver 1.6, May 2009, 45 KB)

Volume 2 - Stratix III Device Data Sheet (ver 2.1, Jul 2009, 3 MB)

    • Subscribe Alert Chapter 1. DC and Switching Characteristics of Stratix III Devices (ver 2.1, Jul 2009, 3 MB)

Related Documentation

External Memory Interfaces

  • AN 408: DDR2 Memory Interface Termination, Drive Strength, Loading, and Design Layout Guidelines (ver 2.1, Jul 2008, 4 MB)
         SII Simulation Example (3 KB)
         SIII Simulation Example (3 KB)
  • AN 435: Using DDR and DDR2 SDRAM with Stratix III and Stratix IV Devices (ver 2.0, Aug 2008, 2 MB)
         AN 435 Design Files (3 MB)
  • AN 436: Using DDR3 SDRAM with Stratix III and Stratix IV Devices (ver 4.0, Nov 2008, 2 MB)
         AN 436 Design Files (11 MB)
  • AN 438: Constraining and Analyzing Timing for External Memory Interfaces in Stratix IV, Stratix III, Arria II GX, and Cyclone III Devices (ver 4.1, May 2009, 976 KB)
         SIII_phase_shift (5 KB)
  • AN 461: Design Guidelines for Implementing QDRII+ and QDRII SRAM Interfaces in Stratix III and Stratix IV Devices (ver 1.1, Jan 2009, 1 MB)
         Design Example for AN 461 (3 MB)
  • AN 462: Implementing Multiple Memory Interfaces Using the ALTMEMPHY Megafunction (ver 1.3, Apr 2009, 784 KB)
         Example Design for AN 462: top.qar (715 KB)
  • AN 520: DDR3 SDRAM Memory Interface Termination and Layout Guidelines (ver 1.1, May 2009, 909 KB)
  • External Memory PHY Interface (ALTMEMPHY) (nonAFI) Megafunction User Guide (ver 7.3, Jan 2010, 3 MB) Updated
  • Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces (ver 1.0, Nov 2007, 812 KB)

Power and Thermal Management

  • Stratix_III_Advertorial (ver 1.0, Aug 2007, 98 KB)
  • Accelerating High-Performance Computing With FPGAs (ver 1.1, Oct 2007, 956 KB)
  • AN 437: Power Optimization in Stratix III FPGAs (ver 2.0, Aug 2007, 219 KB)
  • AN 448: Stratix III Power Management Design Guide (ver 1.3, May 2007, 201 KB)
  • AN 574: Printed Circuit Board (PCB) Power Delivery Network (PDN) Design Methodology (ver 1.0, May 2009, 899 KB)
  • AN 583: Designing Power Isolation Filters with Ferrite Beads for Altera FPGAs (ver 1.0, Jul 2009, 889 KB)
         AN 583: VCC to VCCDPLL Spice Examples (159 KB)
  • Device-Specific Power Delivery Network (PDN) Tool User Guide (ver 1.0, Nov 2009, 880 KB)
         Power Delivery Network (PDN) Tool for Arria II GX Devices (2 MB)
         Power Deliver Network (PDN) Tool for Stratix IV Devices (2 MB)
         Power Delivery Network (PDN) Tool for Stratix III Devices (2 MB)
  • PowerPlay Early Power Estimator User Guide (ver 1.1, Jan 2010, 600 KB) Updated
  • PowerPlay Early Power Estimator User Guide For Stratix III and Stratix IV FPGAs (ver 2.0, May 2008, 1 MB)
  • Stratix III Programmable Power (ver 1.1, May 2007, 632 KB)
  • Stratix III, Stratix IV, HardCopy III and HardCopy IV PowerPlay Early Power Estimator (ver 9.1 SP1, Jan 2010, 7 KB) Updated
         PowerPlay Early Power Estimator User Guide For Stratix III and Stratix IV FPGAs (600 KB)

I/O Interfaces, Protocols and Signal Integrity

  • AN 454: Implementing PLL Reconfiguration in Stratix III and Stratix IV Devices (ver 2.0, Dec 2009, 868 KB) Updated
         Design Examples 1 (412 KB)
         Design Examples 2 (236 KB)
  • AN 465: Implementing OCT Calibration in Stratix III Devices (ver 1.0, Nov 2007, 623 KB)
         Design Example 1 (200 KB)
         Design Example 2 (74 KB)
         Design Example 3 (211 KB)
         Stratix III OCT Power Up Example (46 KB)
  • AN 476: Impact of I/O Settings on Signal Integrity in Stratix III Devices (ver 1.0, Oct 2007, 391 KB)
  • AN 518: SGMII Interface Implementation Using Soft-CDR Mode of Stratix III Devices (ver 1.0, May 2008, 1 MB)
  • AN 520: DDR3 SDRAM Memory Interface Termination and Layout Guidelines (ver 1.1, May 2009, 909 KB)
  • Early SSN Estimator User Guide for Altera Programmable Devices (ver 1.0, Nov 2009, 788 KB)
         Stratix III Early SSN Estimator (631 KB)
  • Stratix III FPGA Signal Integrity (ver 1.0, Nov 2006, 797 KB)

Embedded Memory

  • Stratix_III_Advertorial (ver 1.0, Aug 2007, 98 KB)
  • Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces (ver 1.0, Nov 2007, 812 KB)

DSP

  • Stratix_III_Advertorial (ver 1.0, Aug 2007, 98 KB)
  • Altera Product Catalog (ver 7.1, Nov 2009, 815 KB)

Design Guidelines

  • AN 461: Design Guidelines for Implementing QDRII+ and QDRII SRAM Interfaces in Stratix III and Stratix IV Devices (ver 1.1, Jan 2009, 1 MB)
         Design Example for AN 461 (3 MB)
  • AN 469: Stratix III Design Guidelines (ver 1.1, May 2008, 628 KB)
  • AN 504: DSP System Design in Stratix III Devices (ver 1.0, Feb 2008, 1 MB)
         Design Example 1: Parallel FIR (79 KB)
         Design Example 2: Multi-Channel FIR (20 KB)
         Design Example 3: MAC_FIR (vhdl) (21 KB)
         Design Example 4: Large Mult_Add (11 KB)
  • AN 520: DDR3 SDRAM Memory Interface Termination and Layout Guidelines (ver 1.1, May 2009, 909 KB)
  • AN 574: Printed Circuit Board (PCB) Power Delivery Network (PDN) Design Methodology (ver 1.0, May 2009, 899 KB)
  • AN 583: Designing Power Isolation Filters with Ferrite Beads for Altera FPGAs (ver 1.0, Jul 2009, 889 KB)
         AN 583: VCC to VCCDPLL Spice Examples (159 KB)
  • Designing High-Performance DSP Hardware Using Catapult C Synthesis and the Altera Accelerated Libraries (ver 1.0, Oct 2007, 687 KB)
  • Hardware/Software Co-Verification Using FPGA Platforms (ver 1.0, Aug 2008, 754 KB)
  • Stratix III Device Family Pin Connection Guidelines (ver 1.3, Feb 2010, 136 KB) Updated

Development Kits

  • 1080p video framework from Altera (ver 1.0, Apr 2008, 230 KB)
  • Altera Product Catalog (ver 7.1, Nov 2009, 815 KB)
  • Development boards for broadcast applications (ver 2.0, Apr 2008, 122 KB)
  • Stratix III Development Board Reference Manual (ver 1.4, Nov 2008, 2 MB)

End Applications

  • Altera Addresses the SWaP Challenges (ver 1.0, Sep 2007, 149 KB)
  • Altera Enhanced COTS PLD Initiative (ver 1.1, Jul 2008, 122 KB)
  • Stratix_III_Advertorial (ver 1.0, Aug 2007, 98 KB)
  • 1080p video framework from Altera (ver 1.0, Apr 2008, 230 KB)
  • Accelerating applications on coprocessing platforms (ver 1.0, Jul 2007, 104 KB)
  • Altera FPGAs for radar and advanced sensors (ver 1.0, Oct 2007, 219 KB)
  • Altera wireless solutions - 3GPP Long-Term Evolution (ver 1.0, Jan 2008, 68 KB)
  • Altera’s floating point solutions for military applications (ver 1.1, May 2009, 150 KB)
  • Broadcast Solutions Supporting Altera's HD Quality Initiative (HDQI) (ver 2.0, Apr 2008, 2 MB)
  • Development boards for broadcast applications (ver 2.0, Apr 2008, 122 KB)
  • FPGA Coprocessing Evolution: Sustained Performance Approaches Peak Performance (ver 1.1, Jun 2009, 303 KB)
  • HardCopy ASICs (ver 1.1, Jul 2008, 277 KB)

General Device Documentation

  • Altera Addresses the SWaP Challenges (ver 1.0, Sep 2007, 149 KB)
  • Altera Enhanced COTS PLD Initiative (ver 1.1, Jul 2008, 122 KB)
  • SCFIFO and DCFIFO Megafunctions User Guide (ver 6.1, Jan 2010, 395 KB) Updated
         DCFIFO Design Example (33 KB)
  • Altera FPGAs for radar and advanced sensors (ver 1.0, Oct 2007, 219 KB)
  • Altera's Strategy for Delivering the Benefits of the 65-nm Semiconductor Process (ver 1.1, Sep 2006, 345 KB)
  • Design Security in Stratix III Devices (ver 1.5, Sep 2009, 44 KB)
  • Designing and Using FPGAs for Double-Precision Floating-Point Math (ver 1.1, Aug 2007, 683 KB)
  • FPGA Performance Benchmarking Methodology (ver 1.6, Aug 2007, 246 KB)
  • Guidance for Accurately Benchmarking FPGAs (ver 1.2, Dec 2007, 848 KB)
  • HardCopy ASICs (ver 1.1, Jul 2008, 277 KB)
  • Performing Equivalent Timing Analysis Between Altera Classic Timing Analyzer and Xilinx Trace (ver 3.0, Oct 2007, 1 MB)
  • Performing Equivalent Timing Analysis Between Altera TimeQuest and Xilinx Trace (ver 1.0, Nov 2007, 1 MB)
  • Robust SEU Mitigation With Stratix III FPGAs (ver 1.0, Feb 2007, 801 KB)
  • SEmulation: Turbocharging the FPGA Development Process (ver 1.0, Mar 2007, 1 MB)
  • Stratix III FPGAs (ver 1.2, Aug 2007, 2 MB)
  • Stratix III FPGAs vs. Xilinx Virtex-5 Devices: Architecture and Performance Comparison (ver 2.1, Oct 2007, 949 KB)
Rate This Page


  • Overview
    • Brochures
    • Conference Papers
    • Design Contest Papers
    • Device Selector Guides
    • Solution Sheets
    • White Papers
  • By End Market
    • Automotive
    • Broadcast
    • Consumer
    • Medical
    • Military
  • Device Documentation
    • Stratix IV (E, GX, GT)
    • Stratix III (L and E)
    • Stratix II GX
    • Stratix II
    • Stratix GX
    • Stratix
    • Arria II GX
    • Arria GX
    • Cyclone IV (E and GX)
    • Cyclone III (and LS)
    • Cyclone II
    • Cyclone
    • MAX II (and G, Z)
    • MAX 3000A
    • MAX 7000
    • HardCopy IV (E and GX)
    • HardCopy III
    • HardCopy II
    • Automotive-Grade Devices
    • Configuration Devices
    • Mature Devices
    • Packaging
  • Design Tools
    • Quartus II
    • SOPC Builder
    • System-Level Software
    • MAX+PLUS II
  • IP/Embedded Processors
    • IP and Megafunctions
      • Embedded Processors
      • Interfaces and Peripherals
      • DSP
      • Communications
    • Nios II Processor
    • Nios Processor
  • By Technology
    • DSP Handbook
    • External Memory Interfaces
  • Development Kits/Cables
    • Development Kits
    • Programming Cables
  • By Type
    • Advisories/PCNs/PDNs
    • Application Briefs
    • Application Notes
    • Brochures
    • Conference Papers
    • Data Sheets
    • Design Content Papers
    • Device Selector Guides
    • Errata Sheets
    • Functional Specifications
    • Manuals
    • Pin Connection Guidelines
    • Pin-Outs
    • Release Notes
    • Reliability Report
    • Solution Sheets
    • Technical Briefs
    • Tutorials
    • User Guides
    • White Papers
  • Technical Updates
    • View Recent Technical Updates
    • Subscribe/Manage
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates