Hero Banner image

Wireline

Transforming Wireline Infrastructure with FPGAs

­Resources

Solution BriefsDescription
100 Gbit/s OTN MuxponderVirtual ASSP that flexibly maps multiple 10 Gbit/s client services into a 100G OTU4 line interface using programmable Agilex 5 or Agilex 7 FPGAs.
400 Gbit/s OTN ADMAdd/Drop Multiplexer virtual ASSP that flexibly maps 10–100 Gbit/s client services into two 400G line interfaces with a 1.2 Tbit/s granular cross-connect on Agilex 7 FPGAs.
800 Gbit/s OTN ADMAdd/Drop Multiplexer virtual ASSP providing flexible mapping of 10–400 Gbit/s client services into two 800G line interfaces with a 2.4 Tbit/s granular cross-connect on Agilex 7 FPGAs.
800 Gbit/s OTN MuxponderVirtual ASSP that flexibly maps 100 Gbit/s client services into an 800 Gbit/s line interface using Beyond-100G (B100G) OTN framing on Agilex 7 FPGAs.
Scalable PON OLT MAC PlatformScalable PON OLT platform for high-capacity PON applications like XGS/GPON Combo PON.
Triple OTU4-PLE TransponderMulti-channel OTU4 PLE Transponder that maps three OTU4 signals into packets for transparent transport over 400GE Ethernet or IP/MPLS networks in accordance with the IETF PLE standard.
Product BriefsDescription
100 Gbit/s AES-GCM OTNsec, FlexOsecPerforms high-speed AES-256 encryption and GMAC authentication for 100 Gbit/s OTN and FlexO data flows on Agilex 7 and Agilex 5 FPGAs.
100-600 Gbit/s FlexEthernetMaps multiple Ethernet signals into 100–600 Gbit/s FlexE groups for transport over bonded Ethernet PHYs in compliance with OIF 2.1 and ITU-T G.8312 standards.
800 Gbit/s IEEE 802.3 MAC coreImplements a fully compliant IEEE 802.3 MAC function for 800 Gbit/s Ethernet operation, optimized for seamless integration with 100G PAM4 transceivers on Agilex 7 FPGAs.
FEC core for 800 Gbit/s EthernetImplements the IEEE 802.3 and ETC standard Reed-Solomon Forward Error Correction (RS-FEC) for 800 Gbit/s Ethernet, designed to work seamlessly with 100G PAM4 FHT transceivers on Agilex 7 FPGAs.
Integrated Clock Filter IPImplements multi-channel digital filters to generate jitter-compliant TX clocks for various protocols, ranging from 1G to 100G, using Agilex 7 FGT transceivers.
Multi-Channel MAC core for 100-400 Gbit/s EthernetSupports up to 80 independent Ethernet MAC channels with a total scalable bandwidth of 100 to 400 Gbit/s for high-performance optical transport networks on Agilex 7 FPGAs
OTN OTL4.4 InterfaceImplements the OTL4.4 module-to-framer physical-layer interface for 100 Gbit/s OTN (OTU4) transport, featuring logical lane management and deskewing on Agilex FPGAs.
OTN OTU2 G.709 RS FEC (GFEC)Implements the ITU-T G.709 standard Reed-Solomon FEC (GFEC) for 2.5 to 10 Gbit/s OTN networks, providing a net electrical coding gain of approximately 6.5 dB on Agilex FPGAs.

Talk to an Altera expert

Bring us the workload. We will map it to a device, an IP stack, and a board.