Skip to main content
Home

Search

×
Info Icon

Some of our content has been moved to altera.com and we are working on migrating the remaining content and experiences. Lets us help you find what you’re looking for.

Find what you're looking for through Altera Platform

Community Forums Partner Network Training

Find Resources on Intel's platforms

Software Downloads Design Examples Documentation Product Support PCB Resources Find KDB

Having a hard time finding something? Contact us

  • Products

    Products

    View All Products
    FPGAs, SoCs, CPLDs
    High-Performance
    Agilex 9 Agilex 7 Stratix 10
    Mid-Range
    Agilex 5 Arria 10 Arria V
    Power and Cost-Optimized
    Agilex 3 MAX 10 MAX V Cyclone 10 Cyclone V Cyclone IV
    Development Software & Tools
    AI Development Tools
    FPGA AI Suite
    FPGA Design & Simulation Tools
    Quartus Prime Design Software Power and Thermal Calculator Questa* – Altera FPGA Edition Advanced Link Analyzer Open FPGA Stack (OFS) Transceiver Toolkit
    Embedded Design Tools & Software
    Nios V Ashling RISCFree IDE Visual Designer Studio Intel Simics Simulator for Altera FPGAs ARM SoC EDS
    IP Development Tools
    DSP Builder Altera FPGA Add-on for oneAPI Base Toolkit P4 Suite for FPGAs
    Development Kits
    High-Performance
    Agilex 9 Agilex 7 Stratix 10
    Mid-Range
    Agilex 5 Arria 10 Arria V
    Power and Cost-Optimized
    Agilex 3 MAX 10 MAX V Cyclone 10 Cyclone V Cyclone IV
    Intellectual Property
    Interfaces
    PCI Express Compute Express Link (CXL) Ethernet Audio / Video Communication High Speed Serial Networking / Security
    Memory Controllers
    DMA Flash SDRAM SRAM
    Digital Signal Processing & AI
    AI Video & Image Processing Floating Point Error Correction Modulation Filters / Transforms
    Soft Embedded Processors
    Nios V RISC V
    Transceivers & Basic Functions
    Clocks, PLLs & Resets Transceivers Simulation, Debug & Verification
  • Solutions

    Solutions

    Industries
    AI Broadcast & Pro AV Consumer Electronics Financial Services
    Industrial Medical Military, Aerospace & Government Security
    Test & Measurement Transportation Wireless Wireline
  • Design

    Design

    View All Design
    Download & License Center
    FPGA Development Tools
    Quartus Prime Pro Quartus Prime Standard Quartus Prime Lite
    Embedded Tools
    Arm* Development Studio SoC FPGA Embedded Development Suite
    Add-On Development Tools
    DSP Builder Questa*-FPGA ModelSim-FPGA SimicsSimulator for Altera FPGA Self Service License Center Licensing Support Center
    Design Hubs & Training
    Design Hubs
    Agilex 7 Agilex 5 Agilex 3 View all Design Hubs
    Developer Centers
    Stratix 10 Arria 10 Cyclone 10 GX Cyclone 10 LP MAX 10 View all Developer Centers
    Training
    Training Overview My Learning eLearning Catalog Instructor-Led Training Catalog All Altera FPGA Training Learning Plans How to Begin a Simple FPGA Design How To Videos
    Example Designs
    FPGA Developer Site
    Example Designs Zephyr Drivers Linux Drivers See All
    Design Store
    Agilex 7 Agilex 5 MAX 10 See All
    Documentation
    All FPGA Documentation
    By Product Family IP Docs Dev Software Docs Release Notes Application Notes Device Overviews Datasheets Errata/Known Issues User Guides Pin Connection Guidelines Pinouts Package Drawings
    Design Resources
    Quartus Support Center Step-by-Step Dev Guidance Examples Designs Docs & Resources by Family PCB Resources Package Drawings Pinouts Quality & Reliablity Find Boards / Dev Kits Find IP Find Partners Find Knowledge Articles
    Partners
    Find Partners Find Offerings About ASAP Join Now Sign In
  • Support

    Support

    Support
    Community Forums Knowledge Articles
    Premier Support Quality & Reliability
  • About

    About

    About
    Company Overview Newsroom
    Careers Blogs
    Events
  • Contact Us

    Contact Us

    • FPGAs, SoCs, CPLDs
      • High-Performance
        • Agilex 9
        • Agilex 7
        • Stratix 10
      • Mid-Range
        • Agilex 5
        • Arria 10
        • Arria V
      • Power and Cost-Optimized
        • Agilex 3
        • MAX 10
        • MAX V
        • Cyclone 10
        • Cyclone V
        • Cyclone IV
    • Development Software & Tools
      • AI Development Tools
        • FPGA AI Suite
      • FPGA Design & Simulation Tools
        • Quartus Prime Design Software
        • Power and Thermal Calculator
        • Questa* – Altera FPGA Edition
        • Advanced Link Analyzer
        • Open FPGA Stack (OFS)
        • Transceiver Toolkit
      • Embedded Design Tools & Software
        • Nios V
        • Ashling RISCFree IDE
        • Visual Designer Studio
        • Intel Simics Simulator for Altera FPGAs
        • ARM SoC EDS
      • IP Development Tools
        • DSP Builder
        • Altera FPGA Add-on for oneAPI Base Toolkit
        • P4 Suite for FPGAs
    • Development Kits
      • High-Performance
        • Agilex 9
        • Agilex 7
        • Stratix 10
      • Mid-Range
        • Agilex 5
        • Arria 10
        • Arria V
      • Power and Cost-Optimized
        • Agilex 3
        • MAX 10
        • MAX V
        • Cyclone 10
        • Cyclone V
        • Cyclone IV
    • Intellectual Property
      • Interfaces
        • PCI Express
        • Compute Express Link (CXL)
        • Ethernet
        • Audio / Video
        • Communication
        • High Speed
        • Serial
        • Networking / Security
      • Memory Controllers
        • DMA
        • Flash
        • SDRAM
        • SRAM
      • Digital Signal Processing & AI
        • AI
        • Video & Image Processing
        • Floating Point
        • Error Correction
        • Modulation
        • Filters / Transforms
      • Soft Embedded Processors
        • Nios V
        • RISC V
      • Transceivers & Basic Functions
        • Clocks, PLLs & Resets
        • Transceivers
        • Simulation, Debug & Verification
    View All Products
    • Industries
        • AI
        • Broadcast & Pro AV
        • Consumer Electronics
        • Financial Services
        • Industrial
        • Medical
        • Military, Aerospace & Government
        • Security
        • Test & Measurement
        • Transportation
        • Wireless
        • Wireline
    • Download & License Center
      • FPGA Development Tools
        • Quartus Prime Pro
        • Quartus Prime Standard
        • Quartus Prime Lite
      • Embedded Tools
        • Arm* Development Studio
        • SoC FPGA Embedded Development Suite
      • Add-On Development Tools
        • DSP Builder
        • Questa*-FPGA
        • ModelSim-FPGA
        • SimicsSimulator for Altera FPGA
        • Self Service License Center
        • Licensing Support Center
    • Design Hubs & Training
      • Design Hubs
        • Agilex 7
        • Agilex 5
        • Agilex 3
        • View all Design Hubs
      • Developer Centers
        • Stratix 10
        • Arria 10
        • Cyclone 10 GX
        • Cyclone 10 LP
        • MAX 10
        • View all Developer Centers
      • Training
        • Training Overview
        • My Learning
        • eLearning Catalog
        • Instructor-Led Training Catalog
        • All Altera FPGA Training
        • Learning Plans
        • How to Begin a Simple FPGA Design
        • How To Videos
    • Example Designs
      • FPGA Developer Site
        • Example Designs
        • Zephyr Drivers
        • Linux Drivers
        • See All
      • Design Store
        • Agilex 7
        • Agilex 5
        • MAX 10
        • See All
    • Documentation
      • All FPGA Documentation
        • By Product Family
        • IP Docs
        • Dev Software Docs
        • Release Notes
        • Application Notes
        • Device Overviews
        • Datasheets
        • Errata/Known Issues
        • User Guides
        • Pin Connection Guidelines
        • Pinouts
        • Package Drawings
    • Design Resources
        • Quartus Support Center
        • Step-by-Step Dev Guidance
        • Examples Designs
        • Docs & Resources by Family
        • PCB Resources
        • Package Drawings
        • Pinouts
        • Quality & Reliablity
        • Find Boards / Dev Kits
        • Find IP
        • Find Partners
        • Find Knowledge Articles
    • Partners
        • Find Partners
        • Find Offerings
        • About ASAP
        • Join Now
        • Sign In
    View All Design
    • Support
        • Community Forums
        • Knowledge Articles
        • Premier Support
        • Quality & Reliability
    • About
        • Company Overview
        • Newsroom
        • Careers
        • Blogs
        • Events
  • Contact Us

Breadcrumb

...
Design Resources
Pinouts
Hero Banner image

Pin-Out Files for Altera® FPGAs

Altera provides device pin-out information XLS and PDF formats.

left arrow
right arrow
left arrow
right arrow

Agilex™ 7 Device Pin-Out Files

F-Series

AGFA
(No HPS, No Crypto)

AGFB
(HPS, No Crypto)

AGFC
(No HPS, Crypto)

AGFD
(HPS, Crypto)

AGFA006

AGFB006

-

-

AGFA008

AGFB008

-

-

AGFA012

AGFB012

-

-

AGFA014

AGFB014

-

-

AGFA019

AGFB019

AGFC019

AGFD019

AGFA022

AGFB022

-

-

AGFA023

AGFB023AGFC023AGFD023
AGFA027AGFB027--

I-Series

AGIA
(No HPS, No Crypto)		AGIB
(HPS, No Crypto)		AGIC
(No HPS, Crypto)		AGID
(HPS, Crypto)

-

AGIB019

 

AGID019

AGIA022

AGIB022
 

 

-

-

AGIB023

 

AGID023

AGIA027

AGIB027

 

-

AGIA035

-

AGIC035

-

AGIA040

-

AGIC040

-

AGIA041

AGIB041

AGIC041

AGID041

M-Series

AGMA
(No HBM2e, No HPS)		AGMB
(No HBM2e, HPS)		AGME
(16 GB HBM2e, HPS)		AGMF
(32 GB HBM2e, HPS)		AGMG
(16 GB HBM2e, No HPS)		AGMH
(32 GB HBM2e, No HPS)

AGMA039

AGMB039

AGME039

AGMF039

AGMG039

AGMH039

AGMA032AGMB032AGME032AGMF032AGMG032AGMH032

Functional Pin Information

DeviceDescriptionDevice Series
Hard Processor System (HPS) Pin Information for Agilex™ 7 DevicesIO Pin MUX SettingsF, I, and M-Series
External Memory Interface (EMIF) Pin InformationMemory SchemesF and I-Series

Agilex™ 5 Device Pin-Out Files

D-Series

A5DC
(No HPS, With XCVR, No Crypto)		A5DD
(Quad HPS, with XCVR, No crypto)

A5DC051A

A5DD051A
A5DC064AA5DD064A

E-Series

A5EA
(No HPS, No XCVR, No Crypto)		A5EB
(Quad HPS, No XCVR, With Crypto)		A5EC
(No HPS, with XCVR, No Crypto)		A5ED
(Quad HPS, with XCVR, With Crypto)		A5EE
(Dual HPS, no XCVR, With Crypto)		A5EG
(No HPS, No XCVR, With Crypto)
A5EA005B----A5EG005B
A5EA007B----A5EG007B

A5EA008B

A5EB008B

A5EC008B

A5ED008B

A5EE008B

-

-

A5EA013B

-

A5EB013B

A5EC013A

A5EC013B

A5EC013BES

A5ED013A

A5ED013B

A5ED013BES

-

A5EE013B

-

-

A5EA028B

-

A5EB028B

A5EC028A

A5EC028B

A5ED028A

A5ED028B

-

A5EE028B

-
--

A5EC043A

A5EC043B

A5ED043A

A5ED043B

--
--

A5EC052A

A5EC052B

A5ED052A

A5ED052B

--

-

-

-

-

A5EC065A

A5EC065B

A5EC065BES

A5ED065A

A5ED065B

A5ED065BES

-

-

-

Functional Pin Information

DeviceDescriptionDevice Series
Hard Processor System (HPS) Pin Information for Agilex™ 5 DevicesIO Pin MUX SettingsD-Series, and E-Series
Hard Processor System (HPS) Pin Information for Agilex™ 5 ES DevicesIO Pin MUX SettingsD-Series, and E-Series

Agilex™ 3 Device Pin-Out Files

C-Series

A3CW
(With HPS, With Crypto, With EMIF, MIPI, PUF, SPDM Attestation)		A3CY
(No HPS, No Crypto, With EMIF, MIPI, PUF, SPDM Attestation)		A3CZ
(No HPS, No Crypto, No EMIF, MIPI, PUF, SPDM Attestation)
 A3CY025BA3CZ025B
 A3CY050BA3CZ050B
 A3CY065BA3CZ065B
A3CW100BA3CY100BA3CZ100B
A3CW135BA3CY135BA3CZ135B

Functional Pin Information

DeviceDescriptionDevice Series
Hard Processor System (HPS) Pin Information for Agilex™ 3 DevicesIO Pin MUX SettingsC-Series
left arrow
right arrow

Stratix® 10 Device Pin-Out Files

GX FPGAs

1SG10M1SG0851SG2801SG250
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Production Pin-Outs (PDF)
  • Production Pin-Outs (TXT)
  • Production Pin-Outs (XLS)
  • ES Pin-Outs (PDF)
  • ES Pin-Outs (TXT)
  • ES Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
 
1SG2111SG2101SG1661SG165
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Production Pin-Outs (PDF)
  • Production Pin-Outs (TXT)
  • Production Pin-Outs (XLS)
  • ES Pin-Outs (PDF)
  • ES Pin-Outs (TXT)
  • ES Pin-Outs (XLS)
  • Pin Information (PDF)
  • Pin Information (TXT)
  • Pin Information (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
1SG110   
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
   

SX FPGAs

1SX2801SX2501SX2101SX165
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
 
1SX1101SX0851SX0651SX040
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLSX)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLSX)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLSX)

TX FPGAs

1ST2801ST2501ST2101ST165
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLSX)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLSX)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
 
1ST1101ST0851ST040 
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLSX)
 

DX FPGAs

1SD2801SD21B1SD110 
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLSX)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLSX)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLSX)
 

MX FPGAs

1SM21B1SM21C1SM16B1SM16C
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLSX)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLSX)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLSX)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLSX)

Functional Pin Information

External Memory Interface Pin InformationHard Processor System Pin Information  
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLSX)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLSX)
  

Stratix® V Device Pin-Out Files

E FPGAs

5SEE95SEEB  
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
 
 

GS FPGAs

5SGSD35SGSD45SGSD55SGSD6
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
 
5SGSD8   
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
 
 
 

GT FPGAs

5SGTC55SGTC7  
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
 
 

GX FPGAs

5SGXA35SGXA45SGXA55SGXA7
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
5SGXA95SGXAB5SGXB55SGXB6
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
5SGXB95SGXBB  
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  

Stratix® IV Device Pin-Out Files

GX FPGAs

EP4SGX110EP4SGX180EP4SGX230EP4SGX290
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
EP4SGX360EP4SGX530EP4SGX70 
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
 

GT FPGAs

EP4S100G2EP4S40G2EP4S100G3EP4S100G4
 
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • ES1 Pin-Outs (PDF)
  • ES1 Pin-Outs (TXT)
  • ES1 Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • ES1 Pin-Outs (PDF)
  • ES1 Pin-Outs (TXT)
  • ES1 Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
EP4S100G5EP4S40G5  
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • ES1 Pin-Outs (PDF)
  • ES1 Pin-Outs (TXT)
  • ES1 Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • ES1 Pin-Outs (PDF)
  • ES1 Pin-Outs (TXT)
  • ES1 Pin-Outs (XLS)
 
 

E FPGAs

EP4SE230EP4SE360EP4SE530EP4SE820
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)

Stratix® III Device Pin-Out Files

SL FPGAs

EP3SL50EP3SL70EP3SL110EP3SL150
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
EP3SL200EP3SL340  
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  

SE FPGAs

EP3SE50EP3SE80EP3SE110EP3SE260
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
left arrow
right arrow

Arria® 10 Device Pin-Out Files

SX FPGAs

10AS01610AS02210AS02710AS032
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
10AS04810AS05710AS066 
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
 

GT FPGAs

10AT09010AT115  
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
 
 

GX FPGAs

10AX01610AX02210AX02710AX032
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
10AX04810AX05710AX06610AX090
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
10AX115   
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
   

Functional Pin Information

External Memory Interface Pin InformationHard Processor System Pin Information

 		  
  • Pin Information (PDF)
  • Pin Information (TXT)
  • Pin Information (XLS)
  • Pin Information (PDF)
  • Pin Information (TXT)
  • Pin Information (XLS)
 
 

Arria® V Device Pin-Out Files

GT FPGAs

5AGTFC75AGTFD35AGTFD75AGTMC3
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
5AGTMC75AGTMD3  
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
 
 

GX FPGAs

5AGXBA15AGXBA35AGXBA55AGXBA7
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
5AGXBB15AGXBB35AGXBB55AGXBB7
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
5AGXFA55AGXFA75AGXFB15AGXFB3
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
5AGXFB55AGXFB75AGXMA15AGXMA3
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
5AGXMA55AGXMA75AGXMB15AGXMB3
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
5AGXMB55AGXMB7  
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  

GZ FPGAs

5AGZME15AGZME35AGZME55AGZME7
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)

ST FPGAs

5ASTFD35ASTFD55ASTMD35ASTMD5
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)

SX FPGAs

5ASXBB35ASXBB55ASXFB35ASXFB5
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
5ASXMB35ASXMB5  
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  

Arria® II Device Pin-Out Files

GX FPGAs

EP2AGX125EP2AGX190EP2AGX260EP2AGX45
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
EP2AGX65EP2AGX95  
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
 
 

GZ FPGAs

EP2AGZ225EP2AGZ300EP2AGZ350 
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
 
left arrow
right arrow

Cyclone® 10 GX Device Pin-Out Files

10CX08510CX10510CX15010CX220
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)

Functional Pin Information

External Memory Interface Pin Information   
  • Pin Information (PDF)
  • Pin Information (TXT)
  • Pin Information (XLS)
 
 
 

Cyclone® 10 LP Device Pin-Out Files

10CL00610CL01010CL01610CL025
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
10CL04010CL05510CL08010CL120
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)

Cyclone® V Device Pin-Out Files

E FPGAs

5CEBA25CEBA45CEBA55CEBA7
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
5CEBA9
5CEFA2
5CEFA4
5CEFA5
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
5CEFA75CEFA9  
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  

GT FPGAs

5CGTFD55CGTFD75CGTFD9 
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
 

GX FPGAs

5CGXBC35CGXBC45CGXBC55CGXBC7
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
5CGXBC95CGXFC35CGXFC45CGXFC5
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
5CGXFC75CGXFC9  
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  

SE FPGAs

5CSEBA25CSEBA2S5CSEBA45CSEBA4S
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
5CSEBA55CSEBA5S5CSEBA65CSEBA6S
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
5CSEMA25CSEMA45CSEMA55CSEMA6
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)

ST FPGAs

5CSTFD55CSTFD6  
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
 
 

SX FPGAs

5CSXFC25CSXFC45CSXFC55CSXFC6
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)

Cyclone® IV Device Pin-Out Files

E FPGAs

EP4CE10EP4CE115EP4CE15EP4CE22
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
EP4CE30EP4CE40EP4CE55EP4CE6
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
EP4CE75   
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
   

GX FPGAs

EP4CGX110EP4CGX15EP4CGX150EP4CGX22
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
EP4CGX30EP4CGX30F484EP4CGX50EP4CGX75
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)

Cyclone® III Device Pin-Out Files

EP3C FPGAs

EP3C5EP3C10EP3C16EP3C25
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
EP3C40EP3C55EP3C80EP3C120
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)

EP3CLS FPGAs

EP3CLS70EP3CLS100EP3CLS150EP3CLS200
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)

Cyclone® II Device Pin-Out Files

EP2C5EP2C8_EP2C8AEP2C20_EP2C15A_EP2C20AEP2C35
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
EP2C50EP2C70  
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
 
 
left arrow
right arrow

MAX® I0 Device Pin-Out Files

10M02DC10M02SC10M04DA10M04DC
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
    
10M04SA10M04SC10M08DA10M08DC
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
    
10M08DF10M40DD
 		10M50DD10M08SA
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
    
10M08SC10M08SL10M16DA10M16DC
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
10M16SA10M16SC10M16SL10M25DA
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
    
10M25DC10M25SA10M25SC10M40DA
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
    
10M40DC10M40SA10M40SC10M50DA
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
    
10M50DC10M50SA10M50SC 
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
  • Pin-Outs (XLS)
 

MAX® V CPLD Pin-Out Files

5M40Z5M80Z5M160Z5M240Z
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
    
5M570Z5M1270Z5M2210Z 
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
  • Pin-Outs (PDF)
  • Pin-Outs (TXT)
  • Pin-Outs (XLS)
 

MAX® II CPLD Pin-Out Files

EPM240ZEPM240 and EPM240GEPM570ZEPM570 and EPM570G
  • Dedicated Pin-Outs (TXT)
  • Dedicated Pin-Outs and I/O Pins (PDF)
  • I/O Pins (TXT)
  • Dedicated Pin-Outs (TXT)
  • Dedicated Pin-Outs and I/O Pins (PDF)
  • I/O Pins (TXT)
  • Dedicated Pin-Outs (TXT)
  • Dedicated Pin-Outs and I/O Files (PDF)
  • I/O Pins (TXT)
  • Dedicated Pin-Outs (TXT)
  • Dedicated Pin-Outs and I/O Pins (PDF)
  • I/O Pins (TXT)
    
EPM1270 and EPM1270GEPM2210 and EPM2210GEPM2210 and EPM2210G 
  • Dedicated Pin-Outs (TXT)
  • Dedicated Pin-Outs and I/O Pins (PDF)
  • I/O Pins (TXT)
  • Dedicated Pin-Outs (TXT)
  • Dedicated Pin-Outs and I/O Pins (PDF)
  • I/O Pins (TXT)
 

Pin-Out Files for Legacy (Obsolete) Devices

Please visit the FPGA devices and product collections categorized by product lifecycle stages.

FPGA Device and Product Support Collections
Related Links
  • FPGA Developer Center
  • Board Developer Center
  • Device Configuration
  • Quartus® Prime Design Software - Support Center
  • Knowledge Base
footerbackground
site-footer-logo
Products
  • FPGA, SoCs, CPLD’s
  • Development Software & Tools
  • Development Kits
  • Intellectual Property
Design
  • Download & License Center
  • Design Hub
  • Documentation
  • Training
  • Design Examples
  • Design Resources
  • Partner Network
Support
  • Community Forum
  • Premier Support
  • Knowledge Articles
  • Quality & Reliability
About
  • Company Overview
  • Newsroom
  • Careers
© Altera Corporation Terms of Use Privacy Policy Cookies Trademarks PSIRT