Skip to main content
Home

Search

×
Info Icon

Some of our content has been moved to altera.com and we are working on migrating the remaining content and experiences. Lets us help you find what you’re looking for.

Find what you're looking for through Altera Platform

Community Forums Partner Network Training

Find Resources on Intel's platforms

Software Downloads Design Examples Documentation Product Support PCB Resources Find KDB

Having a hard time finding something? Contact us

  • Products

    Products

    View All Products
    FPGAs, SoCs, CPLDs
    High-Performance
    Agilex 9 Agilex 7 Stratix 10
    Mid-Range
    Agilex 5 Arria 10 Arria V
    Power and Cost-Optimized
    Agilex 3 MAX 10 MAX V Cyclone 10 Cyclone V Cyclone IV
    Development Software & Tools
    AI Development Tools
    FPGA AI Suite
    FPGA Design & Simulation Tools
    Quartus Prime Design Software Power and Thermal Calculator Questa* – Altera FPGA Edition Advanced Link Analyzer Open FPGA Stack (OFS) Transceiver Toolkit
    Embedded Design Tools & Software
    Nios V Ashling RISCFree IDE Visual Designer Studio Intel Simics Simulator for Altera FPGAs ARM SoC EDS
    IP Development Tools
    DSP Builder Altera FPGA Add-on for oneAPI Base Toolkit P4 Suite for FPGAs
    Development Kits
    High-Performance
    Agilex 9 Agilex 7 Stratix 10
    Mid-Range
    Agilex 5 Arria 10 Arria V
    Power and Cost-Optimized
    Agilex 3 MAX 10 MAX V Cyclone 10 Cyclone V Cyclone IV
    Intellectual Property
    Interfaces
    PCI Express Compute Express Link (CXL) Ethernet Audio / Video Communication High Speed Serial Networking / Security
    Memory Controllers
    DMA Flash SDRAM SRAM
    Digital Signal Processing & AI
    AI Video & Image Processing Floating Point Error Correction Modulation Filters / Transforms
    Soft Embedded Processors
    Nios V RISC V
    Transceivers & Basic Functions
    Clocks, PLLs & Resets Transceivers Simulation, Debug & Verification
  • Solutions

    Solutions

    Industries
    AI Broadcast & Pro AV Consumer Electronics Financial Services
    Industrial Medical Military, Aerospace & Government Security
    Test & Measurement Transportation Wireless Wireline
  • Design

    Design

    View All Design
    Download & License Center
    FPGA Development Tools
    Quartus Prime Pro Quartus Prime Standard Quartus Prime Lite
    Embedded Tools
    Arm* Development Studio SoC FPGA Embedded Development Suite
    Add-On Development Tools
    DSP Builder Questa*-FPGA ModelSim-FPGA SimicsSimulator for Altera FPGA Self Service License Center Licensing Support Center
    Design Hubs & Training
    Design Hubs
    Agilex 7 Agilex 5 Agilex 3 View all Design Hubs
    Developer Centers
    Stratix 10 Arria 10 Cyclone 10 GX Cyclone 10 LP MAX 10 View all Developer Centers
    Training
    Training Overview My Learning eLearning Catalog Instructor-Led Training Catalog All Altera FPGA Training Learning Plans How to Begin a Simple FPGA Design How To Videos
    Example Designs
    FPGA Developer Site
    Example Designs Zephyr Drivers Linux Drivers See All
    Design Store
    Agilex 7 Agilex 5 MAX 10 See All
    Documentation
    All FPGA Documentation
    By Product Family IP Docs Dev Software Docs Release Notes Application Notes Device Overviews Datasheets Errata/Known Issues User Guides Pin Connection Guidelines Pinouts Package Drawings
    Design Resources
    Quartus Support Center Step-by-Step Dev Guidance Examples Designs Docs & Resources by Family PCB Resources Package Drawings Pinouts Quality & Reliablity Find Boards / Dev Kits Find IP Find Partners Find Knowledge Articles
    Partners
    Find Partners Find Offerings About ASAP Join Now Sign In
  • Support

    Support

    Support
    Community Forums Knowledge Articles
    Premier Support Quality & Reliability
  • About

    About

    About
    Company Overview Newsroom
    Careers Blogs
    Events
  • Contact Us

    Contact Us

    • FPGAs, SoCs, CPLDs
      • High-Performance
        • Agilex 9
        • Agilex 7
        • Stratix 10
      • Mid-Range
        • Agilex 5
        • Arria 10
        • Arria V
      • Power and Cost-Optimized
        • Agilex 3
        • MAX 10
        • MAX V
        • Cyclone 10
        • Cyclone V
        • Cyclone IV
    • Development Software & Tools
      • AI Development Tools
        • FPGA AI Suite
      • FPGA Design & Simulation Tools
        • Quartus Prime Design Software
        • Power and Thermal Calculator
        • Questa* – Altera FPGA Edition
        • Advanced Link Analyzer
        • Open FPGA Stack (OFS)
        • Transceiver Toolkit
      • Embedded Design Tools & Software
        • Nios V
        • Ashling RISCFree IDE
        • Visual Designer Studio
        • Intel Simics Simulator for Altera FPGAs
        • ARM SoC EDS
      • IP Development Tools
        • DSP Builder
        • Altera FPGA Add-on for oneAPI Base Toolkit
        • P4 Suite for FPGAs
    • Development Kits
      • High-Performance
        • Agilex 9
        • Agilex 7
        • Stratix 10
      • Mid-Range
        • Agilex 5
        • Arria 10
        • Arria V
      • Power and Cost-Optimized
        • Agilex 3
        • MAX 10
        • MAX V
        • Cyclone 10
        • Cyclone V
        • Cyclone IV
    • Intellectual Property
      • Interfaces
        • PCI Express
        • Compute Express Link (CXL)
        • Ethernet
        • Audio / Video
        • Communication
        • High Speed
        • Serial
        • Networking / Security
      • Memory Controllers
        • DMA
        • Flash
        • SDRAM
        • SRAM
      • Digital Signal Processing & AI
        • AI
        • Video & Image Processing
        • Floating Point
        • Error Correction
        • Modulation
        • Filters / Transforms
      • Soft Embedded Processors
        • Nios V
        • RISC V
      • Transceivers & Basic Functions
        • Clocks, PLLs & Resets
        • Transceivers
        • Simulation, Debug & Verification
    View All Products
    • Industries
        • AI
        • Broadcast & Pro AV
        • Consumer Electronics
        • Financial Services
        • Industrial
        • Medical
        • Military, Aerospace & Government
        • Security
        • Test & Measurement
        • Transportation
        • Wireless
        • Wireline
    • Download & License Center
      • FPGA Development Tools
        • Quartus Prime Pro
        • Quartus Prime Standard
        • Quartus Prime Lite
      • Embedded Tools
        • Arm* Development Studio
        • SoC FPGA Embedded Development Suite
      • Add-On Development Tools
        • DSP Builder
        • Questa*-FPGA
        • ModelSim-FPGA
        • SimicsSimulator for Altera FPGA
        • Self Service License Center
        • Licensing Support Center
    • Design Hubs & Training
      • Design Hubs
        • Agilex 7
        • Agilex 5
        • Agilex 3
        • View all Design Hubs
      • Developer Centers
        • Stratix 10
        • Arria 10
        • Cyclone 10 GX
        • Cyclone 10 LP
        • MAX 10
        • View all Developer Centers
      • Training
        • Training Overview
        • My Learning
        • eLearning Catalog
        • Instructor-Led Training Catalog
        • All Altera FPGA Training
        • Learning Plans
        • How to Begin a Simple FPGA Design
        • How To Videos
    • Example Designs
      • FPGA Developer Site
        • Example Designs
        • Zephyr Drivers
        • Linux Drivers
        • See All
      • Design Store
        • Agilex 7
        • Agilex 5
        • MAX 10
        • See All
    • Documentation
      • All FPGA Documentation
        • By Product Family
        • IP Docs
        • Dev Software Docs
        • Release Notes
        • Application Notes
        • Device Overviews
        • Datasheets
        • Errata/Known Issues
        • User Guides
        • Pin Connection Guidelines
        • Pinouts
        • Package Drawings
    • Design Resources
        • Quartus Support Center
        • Step-by-Step Dev Guidance
        • Examples Designs
        • Docs & Resources by Family
        • PCB Resources
        • Package Drawings
        • Pinouts
        • Quality & Reliablity
        • Find Boards / Dev Kits
        • Find IP
        • Find Partners
        • Find Knowledge Articles
    • Partners
        • Find Partners
        • Find Offerings
        • About ASAP
        • Join Now
        • Sign In
    View All Design
    • Support
        • Community Forums
        • Knowledge Articles
        • Premier Support
        • Quality & Reliability
    • About
        • Company Overview
        • Newsroom
        • Careers
        • Blogs
        • Events
  • Contact Us

Breadcrumb

...
Design Resources
Serial Digital Interface (SDI) II IP Core Resources
Hero Banner image

Serial Digital Interface (SDI) II IP Core Resources

This page is organized into categories that align with a Serial Digital Interface II system design flow.

1. Device and IP Selection 2. Design Flow and IP Integration 3. Board Design and Power Management 4. Design Examples 5. Debug
left arrow
right arrow

You will find information on how to plan, select, design, implement, and verify your Serial Digital Interface II IP cores for Agilex™ 7, Agilex™ 5 and Agilex™ 3, Stratix® 10 SoC, Arria® 10 SoC, Cyclone® 10 GX SoC, Cyclone® 10 LP SoC, Arria® V SoC, Cyclone® V SoC devices. There are also guidelines on how to bring up your system and debug the Serial Digital Interface II IP design.

Get additional support for Agilex™ 7 FPGA Interface Protocol Design, Agilex™ 5 FPGA Interface Protocol Design, and Agilex™ 3 FPGA Interface Protocol Design step-by-step guided journeys for standard development flows surfacing the key critical resources and documentation.

For other devices, search the Device and Product Support Collections.

Expand Close
design board image

1. Device and IP Selection

What features are supported in the SDI II FPGA IP?

  • You can refer the SDI II FPGA IP User Guide, section 1. SDI II IP Core Quick Reference

Which FPGA Device Family Should I Use?

  • You can refer the SDI II FPGA IP User Guide, section 2.3. General Description

What is the SDI II FPGA IP Core FPGA Resource Utilization?

  • You can refer the SDI II FPGA IP User Guide, section 2.4. Performance and Resource Utilization

2. Design Flow and IP Integration

Documentation

  • IP Core User Guide
    • SDI II FPGA IP User Guide
  • Agilex™ 7 Devices
    • F-Tile SDI II FPGA IP Design Example User Guide
  • Agilex™ 5 Devices
    • GTS SDI II FPGA IP Design Example User Guide
  • Stratix® 10 Devices
    • SDI II Stratix® 10 FPGA IP Design Example User Guide
  • Arria® 10 Devices
    • SDI II Arria® 10 FPGA IP Design Example User Guide
  • Cyclone® 10 GX Devices
    • SDI II Cyclone® 10 GX FPGA IP Design Example User Guide
  • FPGA IP release notes
    • Serial Digital Interface (SDI) II FPGA IP Release Notes

How do I generate the SDI II FPGA IP core?

  • Creating a New Quartus® Prime Project
  • Launching IP Catalog
  • Parameterizing the IP Core
     

How do I generate the SDI II FPGA IP Design Example?

The links below provides step-by-step instruction to generate SDI II FPGA IP Design Example from the Quartus® Prime software:

  • Agilex™ 7 Devices
    • Generating the Design
  • Agilex™ 5 Devices
    • Generating the Design
  • Stratix® 10 Devices
    • Generating the Design
  • Arria® 10 Devices
    • Generating the Design
  • Cyclone® 10 GX Devices
    • Generating the Design

How do I compile and test my design?

For Agilex™, Stratix® 10, Arria® 10, and Cyclone® 10 GX devices, the steps to compile and test your SDI II FPGA IP design can be found in the following SDI II FPGA IP Design Example User Guides, under section "Compiling and Testing the Design":

  • Agilex™ 7 Devices
    • Compiling and Testing the Design in Hardware
  • Agilex™ 5 Devices
    • Compiling and Testing the Design
  • Stratix® 10 Devices
    • Compiling and Testing the Design
  • Arria® 10 Devices
    • Compiling and Testing the Design
  • Cyclone® 10 GX Devices
    • Compiling and Testing the Design

How can I perform SDI II FPGA IP functional simulation?

For Agilex™ F-tile, Stratix®, Arria® 10, and Cyclone® 10 GX devices, below are the steps to generate SDI II FPGA IP functional simulation:

  • Enable the simulation option in the SDI II FPGA IP Parameter Editor and generate SDI II FPGA IP Design Example
  • Agilex™ 7 Devices
    • Simulating the Design
    • Simulation Testbench
  • Agilex™ 5 Devices
    • Simulating the Design
    • Simulation Testbench
  • Stratix® 10 Devices
    • Simulating the Design
    • Simulation Testbench
  • Arria® 10 Devices
    • Simulating the Design
    • Simulation Testbench
  • Cyclone® 10 GX Devices
    • Simulating the Design
    • Simulation Testbench

3. Board Design and Power Management

Pin Connection Guidelines

  • Agilex™ 7 Devices
    • Agilex™ 7 Device Family Pin Connection Guidelines
  • Agilex™ 5 Devices
    • Pin Connection Guidelines: Agilex™ 5 FPGAs and SoCs
  • Agilex™ 3 Devices
    • Pin Connection Guidelines: Agilex™ 3 FPGAs and SoCs
  • Stratix® 10 Devices
    • Stratix® 10 Device Family Pin Connection Guidelines
  • Arria® 10 Devices
    • Arria® 10 GX, GT, and SX Device Family Pin Connection Guidelines
  • Cyclone® 10 GX Devices
    • Cyclone® 10 GX Device Family Pin Connection Guidelines

Schematic Review

  • Agilex™ 7 Devices
    • Agilex™ 7 Device Schematic Review Worksheet
  • Agilex™ 5 Devices
    • Agilex™ 5 Device Schematic Review Worksheet
  • Agilex™ 3 Devices
    • Agilex™ 3 Device Schematic Review Worksheet
  • Stratix® 10 Devices
    • Stratix® 10 GX, MX, and SX Schematic Review Worksheet
    • Stratix® 10 GX FPGA Development Kit User Guide
    • Stratix® 10 SX SoC Development Kit User Guide
  • Arria® 10 Devices
    • Arria® 10 GX, GT, and SX Schematic Review Worksheet
    • Arria® 10 FPGA Development Kit User
    • Arria® 10 SoC Development Kit User Guide
  • Cyclone® GX 10 Devices
    • Cyclone® 10 GX Schematic Review Worksheet
    • Cyclone® 10 GX FPGA Development Kit User Guide

Power Management

  • Agilex™ 7 Power Management User Guide
  • AN 910: Agilex™ 7 Power Distribution Network Design Guidelines
  • Agilex™ 5 Power Management User Guide
  • Agilex™ 3 Power Management User Guide
  • AN 692: Power Sequencing Considerations for Agilex™ 7 Stratix® 10 Arria® 10 and Cyclone® 10 GX Devices
  • Early Power Estimator for Stratix® 10 FPGAs User Guide
  • Stratix® 10 Power Management User Guide
  • Early Power Estimator for Arria® 10 FPGAs User Guide
  • AN 711: Power Reduction Features in Arria® 10 Devices
  • Early Power Estimator for Cyclone® 10 GX FPGAs User Guide
  • Early Power Estimator (EPE) and Power Analyzer
  • AN 750: Using the FPGA PDN Tool to Optimize Your Power Delivery Network Design
  • Device-Specific Power Deliver Network (PDN) Tool 2.0 User Guide
  • AN 721: Creating an FPGA Power Tree
  • Quartus® Prime Pro Edition User Guide: Power Analysis and Optimization
  • FPGA Power and Thermal Calculator User Guide

Thermal Power Management

  • Agilex™ 7 Devices
    • AN 944: Thermal Modeling for Agilex™ 7 FPGAs with the FPGA Power and Thermal Calculator
  • Agilex™ 5 Devices
    • Thermal Design User Guide: Agilex™ 5 FPGAs and SoCs
  • Agilex™ 3 Devices
    • Thermal Design User Guide: Agilex™ 3 FPGAs and SoCs
  • Stratix® 10 Devices
    • AN 787: Stratix® 10 Thermal Modeling and Management with the Early Power Estimator
    • AN 943: Thermal Modeling for Stratix® 10 FPGAs with the FPGA Power and Thermal Calculator

Power Sequencing

  • Agilex™ 7, Stratix® 10, Arria® 10, and Cyclone® 10 GX Devices
    • AN 692: Power Sequencing Considerations for Agilex™ 7, Stratix® 10, Arria® 10, and Cyclone® 10 GX Devices

Development Kits

  • The following development kits are available for the SDI II IP Core:
  • Stratix® 10 GX Signal Integrity Development Kit
  • Stratix® 10 TX Signal Integrity Development Kit
  • Arria® 10 GX Transceiver Signal Integrity Development Kit
  • Cyclone® 10 GX FPGA Development Kit
  • Stratix® V GT Transceiver Signal Integrity Development Kit
  • Arria® V GX FPGA development kit
  • Cyclone® V GT FPGA development kit

4. Design Examples

  • Arria® 10 Device
    • Arria® 10 - GX Device Multi-Rate SDI II Pass-Through Using Video & Image Processing Pipeline Reference Design
    • Arria® 10 - Multi Rate (Up to 12G-SDI) SDI II with External VCXO Reference Design
    • Arria® 10 - Triple Rate SDI II VCXO Removal Reference Design
    • AN 746: SDI II Triple-Rate Reference Designs for Arria® 10 Devices
    • Arria® 10 - 12G-SDI Audio Reference Design
  • Cyclone® 10 GX Device
    • Cyclone® 10 GX - AN848: Implementing Triple-rate SDI II with Nextera FMC Daughter Card Reference Design

5. Debug

Frequently Asked Questions

Expand All

Collapse All

Ensure to enable option “CRC error output” in the SDI II FPGA IP Parameter Editor for correct CRC values (not applicable for SD-SDI).

You can refer to the SDI II FPGA IP User Guide, section 5.3.1. Insert Line for a correct line insertion.

You can refer to the SDI II FPGA IP User Guide, section 7.1.2.2. Merging Simplex Mode Transceiver in the Same Channel.

You can refer to the SDI II Stratix® 10 FPGA IP Design Example User Guide, section 1.5.1. Connection and Settings Guidelines on how to display NTSC, and PAL video format correctly.

Make sure the clock signal frequency is connected to the correct onboard clock frequency. For example, if the SDI Tx PLL reflck clock signal is configured to 148.5 MHz, then use 148.5 MHz clock chip as well to connect to SDI Tx PLL refclk signal.

For serial loopback example design, customer can see all the supported video resolution in .tcl file at this directory \\hwtest\\tpg_ctrl.tcl. For parallel loopback example design, this .tcl file is not available, but customer can still access all the supported video resolution in SMPTE specification.

Still Looking for Design Examples?

Search the FPGA Design Store for SDI II Design Examples.

Still Have Questions?

Get answers for the most common design issues.

Search the Knowledge Base

For additional information, search the following resources: Documentation, Training Courses, Videos, Design Examples, and Knowledge Base.

Related Links
  • FPGAs for Broadcasting and Pro AV Solutions
  • SDI II FPGA IP Core
  • 3 Gbps SDI Video (SMPTE 424M) White Paper
  • SMPTE.org
footerbackground
site-footer-logo
Products
  • FPGA, SoCs, CPLD’s
  • Development Software & Tools
  • Development Kits
  • Intellectual Property
Design
  • Download & License Center
  • Design Hub
  • Documentation
  • Training
  • Design Examples
  • Design Resources
  • Partner Network
Support
  • Community Forum
  • Premier Support
  • Knowledge Articles
  • Quality & Reliability
About
  • Company Overview
  • Newsroom
  • Careers
© Altera Corporation Terms of Use Privacy Policy Cookies Trademarks PSIRT