Stratix® 10 GX Signal Integrity Development Kit (H-TILE)

Overview Key Features Offering Brief What's Included Ordering Information Documentation & Resources Markets

Altera

The Stratix® 10 GX Transceiver Signal Integrity Development Kit is a comprehensive platform designed for evaluating and optimizing high-speed transceiver performance. It provides a robust environment for signal integrity testing, compliance verification, and system prototyping. The kit includes all necessary hardware and software tools to support rapid development and validation of Stratix 10 GX FPGA designs.

Connectivity is a standout feature of this kit, with support for a wide array of high-speed interfaces including QSFP28, SFP+, CFP4, MXP, FMC+, and 2.4 mm RF connectors. These options enable flexible testing across multiple protocols and data rates. The kit also includes programmable clocking resources, a user-friendly GUI for board testing, and embedded tools for power monitoring and configuration. Whether you're developing for PCIe, Ethernet, or custom high-speed links, this kit offers the versatility and performance needed for advanced trans...

Contact Now

Contact Altera

LeadSource

ASAP Account ID

Record Type Name

Key Features

Features the Stratix 10 GX H-Tile FPGA (1SG280HU1F50E2VG) with transceiver performance up to 28.3 Gbps (H-Tile)
Offers a wide range of high-speed connectivity: QSFP28, SFP+, CFP4, MXP, FMC+, and 2.4 mm RF connectors
Includes embedded FPGA Download Cable II for USB-based JTAG programming
Provides programmable clocking with multiple PLLs and oscillators supporting up to 945 MHz
Enables PRBS pattern generation, jitter analysis, and PMA tuning for signal integrity testing
Features a built-in Board Test System (BTS) GUI for diagnostics, loopback testing, and performance monitoring
Equipped with dual 1-Gbit flash memory for FPGA configuration and user data storage
Integrated MAX® V CPLD for power sequencing, monitoring, and FPGA configuration via AvSTx32
Supports Ethernet connectivity via Ethernet PHY with SGMII interface
Includes LCD display, user LEDs, DIP switches, and pushbuttons for interactive control and feedback

Offering Brief

Device Family	Stratix® 10 GX FPGA
Offering Status	Production
Demo	No
Form Factor	Tabletop
Power	12V input via ATX or external brick
Interfaces	USB Type-B PCIe QSFP28 x2 SFP+ x2 CFP4 Gb Ethernet FMC+ A/B SMA MXP GPIO
Memory	Flash: 2x 1Gbit CFI NOR, 32-bit bus; SRAM: internal FPGA memory
Connectors	USB Type-B; RJ-45 Ethernet; 2.4 mm RF connectors; FMC+ A/B; MXP; SMA clock I/O; LCD header; JTAG header
Switches & LEDs	8 user pushbuttons; 7 user DIP switches; 8 user LEDs; 3 config LEDs; 1 power switch; 1 CPU reset; 1 MAX V reset; 1 program select; 1 program config