Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Knowledge Database   |   Devices   |   Design Software   |   Intellectual Property   |   Reference Designs   |   Design Examples   |   mySupport

FPGAs       Stratix IV (E and GX)       Stratix III       Stratix II/Stratix II GX       Stratix/Stratix GX       Arria GX       Cyclone III       Cyclone II       Cyclone     CPLDs       MAX II       MAX 3000A       MAX 7000     ASICs       HardCopy III       HardCopy II       HardCopy Stratix       HardCopy APEX 20K     Downloads       Device Pin-Outs       Gerber Files       IBIS Models    BSDL/BST       PCB Symbols     Configuration/Programming    Configuration        Schemes                AP                AS                FPP                JTAG                PPA                PPS                PS           Guidelines           Comparison           Features           Configuration Devices           Solutions           Stratix IV           Stratix III           Stratix II/Stratix II GX           Stratix/Stratix GX           Cyclone III           Cyclone II           Cyclone           APEX II           APEX 20K/E/C           Mercury           ACEX 1K           FLEX 10K/E/A    Programming    Programming Tools     Power    Power Management       Early Power Estimators       Certified Power Solutions     I/O       Features       Specifications       Hot Socketing     PLL & Clock Management       Overview       PLL Basics       Using PLLs in Software       Jitter Information       Clock Networks       Glossary     Packaging & Board Design       Specification       Thermal Resistance       Sockets and Layout       Manufacturing     Quality & Reliability       MSL Calculator       Certifications    Environmental       PCNs & Advisories    Reports       Single Event Upset     Failure Analysis       Overview       Capabilities

Home > Support > Devices > Configuration > Schemes > AS Print This Page Subscribe to Email Active Serial Configuration Active serial (AS) configuration can be performed using an Altera® serial configuration (EPCS) device. During AS configuration, the Altera device is the master and the EPCS device is the slave. Configuration data is transferred to the Altera device on the DATA0 pin. This configuration data is synchronized to the DCLK input. Configuration data is transferred at a rate of one bit per clock cycle. There are two types of AS configuration schemes: AS (20 MHz) and AS (40 MHz). Device Active Serial (AS) 20 MHz Active Serial (AS) 40 MHz Stratix® IV - Stratix III - Stratix II and Stratix II GX Stratix and Stratix GX - - Cyclone® III - Cyclone II Cyclone - Arria II GX Arria GX Supported Configuration Scheme Configuration Method in Active Serial Mode Using a serial configuration (EPCS) device For more information, please refer to the configuration chapter of the relevant Altera device in the Configuration Handbook. Embedded Solution SRunner (PDF) Portable software driver used to program EPCS devices via an AS interface Works on a PC using a ByteBlasterTM II download cable Source code (ZIP) available for porting to an embedded or other platform Application Note AN 370: Using the Serial Flash Loader With Quartus II Software (PDF) An in-system programmability solution (ISP) used to program EPCS devices via a JTAG interface User Guide Active Serial Memory Interface Megafunction User Guide (ALTASMI_PARALLEL) (PDF) This megafunction allows the FPGA to access the memory of an EPCS device through parallel data input and output ports Related Literature Serial Configuration Devices Features data sheet (PDF) EPCS64 Configuration Device errata sheet (PDF) Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Knowledge Database | Devices | Design Software | Intellectual Property | Reference Designs | Design Examples | mySupport  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation