FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Power Distribution Network Design Tool

Home > Technology > Signal Integrity > Power Distribution Network

The easy-to-use power distribution network (PDN) design tool is a graphical tool used with all Altera® FPGAs to optimize the board-level PDN. The purpose of the board-level PDN is to distribute power and return currents from the voltage regulating module (VRM) to the FPGA power supplies, and support optimal transceiver signal integrity and FPGA performance. Figure 1 shows the different components of the PDN.

Figure 1. Model of the Power Distribution Network

Figure 1. Model of the Power Distribution Network
View Full Size

For each power supply, you must choose a network of bulk and ceramic decoupling capacitors. While you can use SPICE simulation to simulate the circuit, the PDN design tool provides a fast, accurate, and interactive way to determine the right number of decoupling capacitors for optimal cost and performance trade-offs. By determining the optimal set of decoupling capacitors for a given design, you can save board space and ease the board layout process.

You can select the number and values of the capacitors in the spreadsheet (see Figure 2), and the tool calculates the composite impedance of the PDN along with the impedance characteristics of the VRM, the decoupling capacitors and their mounting inductance, the PCB, and the FPGA with on-package and on-chip capacitors.

Figure 2. Spreadsheet Entry for PDN Optimization

Figure 2. Spreadsheet Entry for PDN Optimization

To achieve optimal performance, the composite impedance must meet the target impedance (see Figure 3) up until the PCB cutoff frequency (FEFFECTIVE). The target impedance is derived from FPGA power requirements. The PowerPlay power analysis technology in Altera's Quartus® II development software allows you to accurately analyze the FPGA's power consumption for each power rail.

Figure 3. Impedance Results after PDN Optimization

Figure 3. Impedance Results after PDN Optimization

The PDN printed circuit board design methodology is described in detail in AN 574: Printed Circuit Board (PCB) Power Delivery Network (PDN) Design Methodology (PDF). It also describes the role of the FEFFECTIVE in designing an efficient system power delivery solution.

Design with confidence using Altera's tools and board design guidelines, and get your design right the first time with the right performance and cost trade-offs.

Tools

  • Power Delivery Network (PDN) Tool (device agnostic)
  • Device-Specific Power Delivery Network (PDN) Tool User Guide (PDF)
  • Power Delivery Network (PDN) Tool for Stratix® IV Devices
  • Power Delivery Network (PDN) Tool for Stratix III Devices
  • Power Delivery Network (PDN) Tool for Arria® II GX Devices
  • Power Delivery Network (PDN) Tool for Cyclone® IV Devices (coming soon)

Guidelines

  • The High-Speed Board Design Advisor provides tested and proven guidelines and the best design practices for key aspects of your high-speed board design.
  • The Board Design Guidelines Solution Center provides board design-related resources for Altera devices. Its goal is to help you implement successful high-speed PCBs that integrate device(s) and other elements.
Rate This Page


  • Signal Integrity Features
    • Plug & Play Signal Integrity
  • Tools and Models
    • Power Distribution Network
  • Device Signal Integrity
    • Stratix IV
    • Stratix III
    • Stratix II GX
      • Features
      • Characterization
    • Stratix II
    • Stratix GX
    • Arria II GX
    • Arria GX
    • Cyclone IV
    • Cyclone III
    • Cyclone II
  • SI Education
    • Signal Integrity Basics
    • High-Speed Glossary
    • Dr. Eric Bogatin
    • Board Design Guidelines
  • Signal Integrity Partners
    • Design Services
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates