partner-offering-banner.png

UHS OPI PSRAM Controller (Silicon Proven IP for Altera Devices)

Mobiveil Inc.

Select

Ultra-high-speed OPI PSRAM controller for APMemory UHS devices (x8/x16), with Octal-SPI DDR, AXI4 memory-mapped access (with outstanding addresses), APB control, wrap & continuous burst modes, and device clocks up to 1066 MHz for low-power wearables/IoT and embedded systems. Technology-independent, system-validated RTL that integrates APMemory UHS PSRAM into SoCs/MPUs. Supports AP325608AOKx (8-bit) and AP325616AOKx (16-bit) devices, memory-mapped AXI4 data interface, APB control, DDR OPI transfers, wrap and continuous burst for efficient bandwidth, and an auto-initiate feature to reduce firmware overhead. Low-power controls (Global Reset, Self-Refresh, ZQ Cal) are exposed via CSRs. Package includes RTL, SV/UVM testbench, testcases, protocol checkers/bus watchers, and a reference PHY model for quick bring-up. Synthesis on DC/Genus; simulation on Xcelium/Questa/VCS.

Key Features

  • Compatible with the following UHS OPI PSRAM devices from APMemory - 8 bit data bus – DQ[7:0] support for AP325608AOKx device - 16 bit data bus – DQ[15:0] support for AP325616AOKx device
  • Memory mapped access to the connected PSRAM Device
  • Octal SPI Interface with DDR mode access support
  • Wrap transfer support
  • Continuous mode Burst transfer support for efficient memory access
  • Auto-initiate feature to reduce F/W overhead
  • AXI4 system interface for memory access with outstanding address support.
  • APB port for control registers accesses
  • Features like Global Reset, Self Refresh and ZQ Calibration modes control through simple CSR access
  • Reference PHY model for easier technology specific integration and implementation
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Arria® II GX FPGA, Arria® V GT FPGA, Arria® V GX FPGA, Arria® V GZ FPGA, Arria® V ST SoC FPGA, Arria® V SX SoC FPGA, Cyclone® III FPGA, Cyclone® IV E FPGA, Cyclone® IV GX FPGA, Cyclone® V E FPGA, Cyclone® V GT FPGA, Cyclone® V GX FPGA, Cyclone® V SE SoC FPGA, Cyclone® V ST SoC FPGA, Cyclone® V SX SoC FPGA, Agilex® 3 FPGAs and SoC FPGAs C-Series, Agilex® 5 FPGAs and SoC FPGAs D-Series, Agilex® 5 FPGAs and SoC FPGAs E-Series, Agilex® 7 FPGAs and SoC FPGAs F-Series, Agilex® 7 FPGAs and SoC FPGAs I-Series, Agilex® 7 FPGAs and SoC FPGAs M-Series, Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series, Arria® 10 GT FPGA, Arria® 10 GX FPGA, Arria® 10 SX SoC FPGA, Cyclone® 10 GX FPGA, Cyclone® 10 LP FPGA, Stratix® 10 AX SoC FPGA, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX SoC FPGA, Stratix® 10 TX FPGA, eASIC™ N3X Devices, eASIC™ N3XS Devices, Stratix® III FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA
Offering Status Production
Integrated Testbench Yes
Evaluation License Yes
Design Examples Available No
Demo No
Compliance No
Development Language Encrypted Verilog, Verilog

RTL Code

System Verilog/UVM based Testbench

Test cases

Protocol checkers and bus watchers

Design Guide

Verification Guide

Synthesis Guide

Ordering Information

Documentation & Resources

Market Segment and Sub-Segments