Scalable Ultra-High Throughput 8/10/12-bit JPEG Encoder with Video Rate Control

Overview Key Features Offering Brief What's Included Ordering Information Documentation & Resources Markets

Alma Technologies S.A.

Select

The UHT-JPEG-E core from Alma Technologies is an ultra-high throughput 8-bit Baseline and 10/12-bit Extended hardware JPEG encoder with optional video rate control functionality, designed to provide all the power needed in modern image and video compression applications. The core is scalable and it is available for Altera FPGA and SoC based designs.

This JPEG encoder IP core is fully compliant to the ITU T.81 specification and supports encoding of 4:4:4, 4:2:2, 4:2:0 and 4:0:0 (grayscale) images or video streams, in 8-, 10- or 12-bit per component color depth. The UHT-JPEG-E can be implemented using only on-chip memory resources, while using off-chip memory too is also a supported option. Designed with a user configurable architecture, the encoder scales to offer a sustained encoding throughput from 1 to 32 samples per clock cycle.

The UHT-JPEG-E uses a single uncompressed data input interface - accepting raster scan pixels - and produces a single,...

The UHT-JPEG-E uses a single uncompressed data input interface - accepting raster scan pixels - and produces a single, ready-to-use and fully compliant JPEG stream output. The encoder employs also a video rate control encoding option, making it a suitable fit for bandwidth or storage constrained video applications.

View Partner Website

Partner Product Page

Contact Now

Contact Alma Technologies S.A.

LeadSource

ASAP Account ID

Record Type Name

Key Features

Ultra-high throughput using scalable and transparent parallel processing
Full ITU T.81 compliance
4:4:4, 4:2:2, 4:2:0 and 4:0:0 (grayscale) image or video input
8-, 10- and 12-bit per component sample depth encoding
Single - multiple pixels - raster scan input and single, ready-to-use, JPEG byte stream output
Up to 32 samples per clock cycle encoding throughput
Algorithmic encoding latency of approximately 32 scan lines for 4:2:0 and 16 scan lines for all other sampling formats
CQP - VBR encoding mode with programmable Quality Factor (1 to 100)
Video rate control option with automatically adjusted Quality Factor
CPU-less, complete and standalone operation

Offering Brief

Device Family	Arria® V GT FPGA, Arria® V GX FPGA, Arria® V GZ FPGA, Arria® V ST SoC FPGA, Arria® V SX SoC FPGA, Cyclone® V E FPGA, Cyclone® V GT FPGA, Cyclone® V GX FPGA, Cyclone® V SE SoC FPGA, Cyclone® V ST SoC FPGA, Cyclone® V SX SoC FPGA, Agilex® 3 FPGAs and SoC FPGAs C-Series, Agilex® 5 FPGAs and SoC FPGAs D-Series, Agilex® 5 FPGAs and SoC FPGAs E-Series, Agilex® 7 FPGAs and SoC FPGAs F-Series, Agilex® 7 FPGAs and SoC FPGAs I-Series, Agilex® 7 FPGAs and SoC FPGAs M-Series, Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series, Arria® 10 GT FPGA, Arria® 10 GX FPGA, Arria® 10 SX SoC FPGA, Cyclone® 10 GX FPGA, Cyclone® 10 LP FPGA, Stratix® 10 AX SoC FPGA, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX SoC FPGA, Stratix® 10 TX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA
Offering Status	Production
Integrated Testbench	Yes
Evaluation License	No
Design Examples Available	No
Demo	No
Compliance	No
Latest Quartus Version Supported	24.3.1
Development Language	VHDL