partner-offering-banner.png

L8051XC1: Legacy-Configurable 8051-Compatible Microcontroller IP Core

Computer Aided Software Technologies, Inc (dba CAST)

Member

The L8051XC1 core implements an MCS®51-compatible microcontroller that is specially designed to match the timing and peripherals of legacy 8051 MCU-based systems. The core can be configured to execute an instruction every 12, 6, or 4 clock cycles. Architectural extensions are user-selectable, including multiple data-pointers, a multiply-division unit, and a power management unit. Furthermore, the 8051 CPU can be coupled with a wide range of peripherals matching the behavior and timing of peripherals found in legacy architectures from Intel, Philips/NXP, Siemens/Infineon, Maxim/Dallas, Texas Instruments and others. Several pre-configured versions are offered; custom variations are also available. The L8051XC1 runs legacy code, but new software development is facilitated through CAST’s on-chip debugging option, and de-bug pods that cooperate with IAR Embedded Workbench & Keil uVision™ IDEs. This product builds on CAST’s experience with hundreds of 8051 IP ...

The L8051XC1 core implements an MCS®51-compatible microcontroller that is specially designed to match the timing and peripherals of legacy 8051 MCU-based systems. The core can be configured to execute an instruction every 12, 6, or 4 clock cycles. Architectural extensions are user-selectable, including multiple data-pointers, a multiply-division unit, and a power management unit. Furthermore, the 8051 CPU can be coupled with a wide range of peripherals matching the behavior and timing of peripherals found in legacy architectures from Intel, Philips/NXP, Siemens/Infineon, Maxim/Dallas, Texas Instruments and others. Several pre-configured versions are offered; custom variations are also available. The L8051XC1 runs legacy code, but new software development is facilitated through CAST’s on-chip debugging option, and de-bug pods that cooperate with IAR Embedded Workbench & Keil uVision™ IDEs. This product builds on CAST’s experience with hundreds of 8051 IP customers going back to 1997. Designed for easy reuse in ASICs or FPGAs, the core is strictly synchronous, with positive-edge clocking (except in the optional debug & SPI modules), synchronous reset, and no internal tri-states. Representative 65nm ASIC results show the core to be conservative in its use of space, requiring just 7,900 to 20,000 gates.

Key Features

  • Fully compatible with the MCS® 51 instruction set, enabling seamless execution of legacy software.
  • Configurable CPU: choose 12, 6, or 4 clock cycles per machine cycle to balance performance and efficiency.
  • Includes a broad set of optional peripherals like SPI, I2C, timers, DMA, and real-time clock for flexible designs.
  • JTAG-based On-Chip Debug Support (OCDS) simplifies development and accelerates debugging and verification.
  • Supports IAR Embedded Workbench and Keil uVision™ IDEs for easy integration with popular development tools.
  • Offers up to 119 Special Function Registers, 5 I/O ports, and interrupt controller with 2–4 levels and 6–18 sources.
  • Features a Power Management Unit with IDLE and STOP modes to reduce power in energy-sensitive applications.
  • Optional Multiply/Divide unit, advanced external memory interface, and support for external DMA controllers.
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Arria® V GT FPGA, Arria® V GX FPGA, Arria® V GZ FPGA, Arria® V ST SoC FPGA, Arria® V SX SoC FPGA, Cyclone® IV E FPGA, Cyclone® IV GX FPGA, Cyclone® V E FPGA, Cyclone® V GT FPGA, Cyclone® V GX FPGA, Cyclone® V SE SoC FPGA, Cyclone® V ST SoC FPGA, Cyclone® V SX SoC FPGA, Agilex® 3 FPGAs and SoC FPGAs C-Series, Agilex® 5 FPGAs and SoC FPGAs D-Series, Agilex® 5 FPGAs and SoC FPGAs E-Series, Agilex® 7 FPGAs and SoC FPGAs F-Series, Agilex® 7 FPGAs and SoC FPGAs I-Series, Agilex® 7 FPGAs and SoC FPGAs M-Series, Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series, Arria® 10 GT FPGA, Arria® 10 GX FPGA, Arria® 10 SX SoC FPGA, Cyclone® 10 GX FPGA, Cyclone® 10 LP FPGA, MAX® 10 FPGA, Stratix® 10 AX SoC FPGA, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX SoC FPGA, Stratix® 10 TX FPGA, Stratix® III FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA
Offering Status Production
Integrated Testbench Yes
Evaluation License Yes
Design Examples Available Yes
Demo No
Compliance Yes
Latest Quartus Version Supported 24.3.1
Development Language Encrypted Verilog, Encrypted VHDL, Verilog, VHDL

Verilog/System Verilog, VHDL, Encrypted Verilog/System Verilog, Encrypted VHDL, r FPGA netlist

Sample integration testbench

Comprehensive documentation

Sample synthesis and simulation scripts

UVM RAL models

Ordering Information

Documentation & Resources

Market Segment and Sub-Segments