partner-offering-banner.png

Altera FPGA Development, Circuit Board Design Services

Orchid Technologies Engineering and Consulting, Inc.

Select

Dual Cyclone devices perform high speed video image management, video enhancement and video capture services. OTEC’s selection of dual Cyclone devices driven by both Cyclone’s lowest cost-highest FPGA performance advantage and OTEC’s many years of Altera design experience.

OTEC inputs design data in AHDL, Verilog or VHDL depending upon the required FPGA performance. Altera PROBE signals and Quartus’ rapid compile time permits enhanced debug and timing verification, once the design actually hits the lab bench. Quartus simulation and test bench facilities allow pre-verification of the design before circuit board implementation.

Using on-chip synchronous SRAM, OTEC implemented video image LUT lookup tables, a seven line deep digital video input FIFO and a five by five 64 bit wide convolution filter to perform real-time video edge enhancement functions. No DSP can perform twenty-five 64 bit-wide multiplies in three clock ticks—but a very wide parallel Cyclone design can!

Dual Cyclone devices perform high speed video image management, video enhancement and video capture services. OTEC’s selection of dual Cyclone devices driven by both Cyclone’s lowest cost-highest FPGA performance advantage and OTEC’s many years of Altera design experience.

OTEC inputs design data in AHDL, Verilog or VHDL depending upon the required FPGA performance. Altera PROBE signals and Quartus’ rapid compile time permits enhanced debug and timing verification, once the design actually hits the lab bench. Quartus simulation and test bench facilities allow pre-verification of the design before circuit board implementation.

Using on-chip synchronous SRAM, OTEC implemented video image LUT lookup tables, a seven line deep digital video input FIFO and a five by five 64 bit wide convolution filter to perform real-time video edge enhancement functions. No DSP can perform twenty-five 64 bit-wide multiplies in three clock ticks—but a very wide parallel Cyclone design can!

Key Features

Offering Brief

Offering Brief

Device Family Arria® 10 SX FPGA, Cyclone® IV GX FPGA, Agilex™ 5 FPGA E-Series, MAX® 10 FPGA, Cyclone® V SX FPGA, Arria® V GZ FPGA, Agilex™ 9 FPGA Direct RF-Series, MAX® V CPLD, Agilex™ 7 FPGA I-Series, Arria® V SX FPGA, Stratix® 10 DX FPGA, Stratix® 10 SX FPGA, Agilex™ 7 FPGA M-Series, Cyclone® V GT FPGA, Arria® 10 GT FPGA, Arria® V ST FPGA, Arria® 10 GX FPGA, Stratix® 10 TX FPGA, Cyclone® V SE FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Arria® V GX FPGA, Cyclone® V E FPGA, Agilex™ 3 FPGA C-Series, Cyclone® V GX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA, Cyclone® V ST FPGA, Agilex™ 5 FPGA D-Series, Stratix® 10 GX FPGA, Arria® V GT FPGA, Cyclone® 10 LP FPGA, Agilex™ 7 FPGA F-Series, Cyclone® 10 GX FPGA, Stratix® 10 AX FPGA, Cyclone® IV E FPGA, Stratix® III FPGA
Offering Status Production

Design Note #33

Documentation & Resources

Market Segment and Sub-Segments