partner-offering-banner.png

Cortex-A53 Software Development

HandsOn-Training

Select

Agilex™ 7 and Agilex™ 9 SoC implements Armv8.0 architecture which has many benefits. The training covers all new architecture features, guide engineers how to utilize the new features and optimize performance, code density, power consumption, and debug. Extensive hands-on labs to practice all necessary aspects of the CPU.

Agilex™ 7 and Agilex™ 9 SoC are based on quad core Cortex-A53. Cortex-A53 MPCore software development is a 4 days ARM official course. The course goes into great depth and provides all necessary know-how to develop software for systems based on Cortex-A53 processors.

The course starts with a quick review of the ARMv7-A architecture, then introduce the new 64-bit architecture, instruction set, and the new exception model to handle interrupts and exceptions.

The course continues by covering the Cortex-A53 MPCore architecture, memory management unit, memory model, cache and branch prediction, cache coherency, processes synchro...

Agilex™ 7 and Agilex™ 9 SoC implements Armv8.0 architecture which has many benefits. The training covers all new architecture features, guide engineers how to utilize the new features and optimize performance, code density, power consumption, and debug. Extensive hands-on labs to practice all necessary aspects of the CPU.

Agilex™ 7 and Agilex™ 9 SoC are based on quad core Cortex-A53. Cortex-A53 MPCore software development is a 4 days ARM official course. The course goes into great depth and provides all necessary know-how to develop software for systems based on Cortex-A53 processors.

The course starts with a quick review of the ARMv7-A architecture, then introduce the new 64-bit architecture, instruction set, and the new exception model to handle interrupts and exceptions.

The course continues by covering the Cortex-A53 MPCore architecture, memory management unit, memory model, cache and branch prediction, cache coherency, processes synchronization, boot process, barriers, virtualization, Generic Interrupt Controller (GIC), NEON coprocessor, power management, debug, security and OS support.

Key Features

  • Deploy efficient interrupt handling strategy with ARMv8-A exception model and GIC programming.
  • Be able to configure the MMU based on the ARMv8-A memory model.
  • Work efficiently with the caches and branch prediction, as well as cache coherency between multi core.
  • Write drivers and use the Barriers instructions. Write efficient C/C++ code.
  • Debug with invasive and non-invasive techniques.
  • Secure your product with TrustZone infrastructure. Become familiar with virtualization and its effect on the system.

Offering Brief

Offering Brief

Device Family Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series, Agilex® 7 FPGAs and SoC FPGAs I-Series, Agilex® 7 FPGAs and SoC FPGAs F-Series, Stratix® 10 SX SoC FPGA, Agilex® 7 FPGAs and SoC FPGAs M-Series
Offering Status Production
Prerequisites Embedded systems software design
Languages English
Target Audience embedded software engineers
Hands On Lab False

Arm official course book

Documentation & Resources

Market Segment and Sub-Segments