partner-offering-banner.png

TSN-EP: TSN Ethernet Endpoint Controller

Computer Aided Software Technologies, Inc (dba CAST)

Member

The TSN-EP implements a configurable controller meant to ease the implementation of endpoints for networks complying to the Time Sensitive Networking (TSN) standards. It integrates hardware stacks for timing synchronization (IEEE 802.1AS-2020) and traffic shaping (IEEE 802.1Qav and 802.1Qbv), frame-preemption (IEEE 802.1Qbu and IEEE 802.3br) and a low-latency Ethernet MAC. Enhanced reliability features can also be sup ported, using the optional hardware modules for Frame Replication and Elimination for Reliability (IEEE 802.1CB) and Per-Stream Filtering and Policing (IEEE 802.1Qci).

The controller core is designed to enable high-precision timing synchronization and flexible yet accurate traffic scheduling. Requiring minimal software assistance for its initialization, it features extremely low and deterministic ingress and egress latencies and simplifies the development of time-aware applications. While operating autonomously, the TSN-EP pro vide...

The TSN-EP implements a configurable controller meant to ease the implementation of endpoints for networks complying to the Time Sensitive Networking (TSN) standards. It integrates hardware stacks for timing synchronization (IEEE 802.1AS-2020) and traffic shaping (IEEE 802.1Qav and 802.1Qbv), frame-preemption (IEEE 802.1Qbu and IEEE 802.3br) and a low-latency Ethernet MAC. Enhanced reliability features can also be sup ported, using the optional hardware modules for Frame Replication and Elimination for Reliability (IEEE 802.1CB) and Per-Stream Filtering and Policing (IEEE 802.1Qci).

The controller core is designed to enable high-precision timing synchronization and flexible yet accurate traffic scheduling. Requiring minimal software assistance for its initialization, it features extremely low and deterministic ingress and egress latencies and simplifies the development of time-aware applications. While operating autonomously, the TSN-EP pro vides the system with timing information (timestamps, alarms, etc.) that is typically required for the operation of a TSN network endpoint device. Furthermore, it allows the system to define and tune in real time the traffic shaping parameters according to an application’s re quirements.

The TSN-EP uses standard AMBA® interfaces to ease integration. Its configuration and status registers are accessible via a 32-bit-wide APB bus, and packet data are input and output via 32-bit-wide AXI-Streaming buses. To further expedite and ease the implementation of customer applications, DMA engines providing access to the stream interfaces via a memory-mapped AXI4 master port, and software stacks supporting higher-layer protocols, such as IEEE 802.1Qcc, IEEE 802.1Qca and SNMP, are optionally available.

View Partner Website Right arrow Right arrow Partner Product Page Right arrow Right arrow Contact Now

Key Features

  • Traffic Scheduling as per IEEE 802.1Qav and IEEE 802.1Qbv, with optional Frame Preemption as per IEEE 802.1Qbu and IEEE 802.3br
  • Frame Replication and Elimination (IEEE 802.1CB) and Per-Stream Filtering and Policing (IEEE 802.1Qci) optionally implemented in hardware
  • Path Control and Reservation per IEEE 802.1Qca, and Enhancements to Stream Reservation Protocol per EEE 802.1Qcc are optionally implemented in software
  • Enables bandwidth reservation and allocation per traffic class, and deterministic, low-latency, low-jitter communication for all traffic classes
  • IEEE 802.1AS-2020 with Grandmaster or Slave functionality. Highly accurate synchronization: accuracy typically in the order of a few tens of ns
  • 10/100/1000 Mbps with MII, GMII and RGMIII Ethernet PHY interface
  • Easy Systems Integration - AMBA/AXI4 Interfaces. Optional AXI4 DMA engine
  • FreeRTOS and Linux Drivers
  • Complete FPGA reference designs available

Offering Brief

Offering Brief

Device Family Arria® V GT FPGA, Arria® V GX FPGA, Arria® V GZ FPGA, Arria® V ST SoC FPGA, Arria® V SX SoC FPGA, Cyclone® V E FPGA, Cyclone® V GT FPGA, Cyclone® V GX FPGA, Cyclone® V SE SoC FPGA, Cyclone® V ST SoC FPGA, Cyclone® V SX SoC FPGA, Agilex® 3 FPGAs and SoC FPGAs C-Series, Agilex® 5 FPGAs and SoC FPGAs D-Series, Agilex® 5 FPGAs and SoC FPGAs E-Series, Agilex® 7 FPGAs and SoC FPGAs F-Series, Agilex® 7 FPGAs and SoC FPGAs I-Series, Agilex® 7 FPGAs and SoC FPGAs M-Series, Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series, Arria® 10 GT FPGA, Arria® 10 GX FPGA, Arria® 10 SX SoC FPGA, Cyclone® 10 GX FPGA, Cyclone® 10 LP FPGA, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX SoC FPGA, Stratix® 10 TX FPGA, Stratix® III FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA
Offering Status Production
Integrated Testbench Yes
Evaluation License Yes
Design Examples Available Yes
Demo Yes
Compliance Yes
Latest Quartus Version Supported 24.3.1
OS Support FreeRTOS,Linux
Development Language Encrypted Verilog, Verilog

Verilog RTL source code or targeted FPGA netlist

Testbenches

Sample Simulation and Synthesis scripts

Comprehensive Documentation

Lightweight PTP stack and device driver for FreeRTOS, easily portable to any other RTOS

Reference FPGA designs with a freeRTOS example software stack with Command Line Interface can be made available on request.

Ordering Information

TSN-EP

from Direct

Order Now

Market Segment and Sub-Segments

Aerospace-Avionics-252x228.svg

Aerospace

View Sub-Segments

Aerospace

Aerospace

Back to Market
Electronic-Warfare-252x228 (1).svg

Defense

View Sub-Segments

Defense

MIL COMMS

Radar/Ew

Back to Market
Robotics-252x228.svg

Industrial

View Sub-Segments

Industrial

Industrial / Manufacturing

Robotics

Back to Market
Medical-Video-and-Vision-252x228.png

Medical

View Sub-Segments

Medical

Lab/Life Sciences

Other Medical

Back to Market
Software-Defined-Vehicle-252x228.svg

Transportation

View Sub-Segments

Transportation

Automotive (Passenger Vehicles)

Non-Automotive Transportation

Back to Market