UVM training

Overview Key Features Offering Brief What's Included Documentation & Resources Markets

Dizain-Sync B.V.

Select

The Universion Verification Method (UVM) is the leading verification framework for digital design. Our UVM training offering teaches all aspects of the UVM framework, how it works, and how to apply it in your designs. It is configurable to include the necessary knowledge on Verilog and SystemVerilog that is used as the basis.

Our UVM training gives you the headstart to use Universal Verification Method in your designs. It teaches all the aspects of the UVM framework, and teaches how you can apply it successfully in your designs

View Partner Website

Partner Product Page

Contact Now

Contact Dizain-Sync B.V.

LeadSource

ASAP Account ID

Record Type Name

Key Features

UVM training
Classroom training led by experienced trainers.

Offering Brief

Device Family	Arria® V GZ FPGA, Cyclone® III FPGA, Cyclone® IV GX FPGA, Cyclone® V GT FPGA, Cyclone® V SX SoC FPGA, Agilex® 3 FPGAs and SoC FPGAs C-Series, Agilex® 5 FPGAs and SoC FPGAs D-Series, Agilex® 5 FPGAs and SoC FPGAs E-Series, Agilex® 7 FPGAs and SoC FPGAs F-Series, Agilex® 7 FPGAs and SoC FPGAs I-Series, Agilex® 7 FPGAs and SoC FPGAs M-Series, Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series, Arria® 10 GX FPGA, Arria® 10 SX SoC FPGA, Cyclone® 10 GX FPGA, Cyclone® 10 LP FPGA, MAX® 10 FPGA, Stratix® 10 AX SoC FPGA, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, MAX® V CPLD, Stratix® III FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA
Offering Status	Production
Prerequisites	SystemVerilog
Languages	English
Target Audience	Digital designers and Verification Engineers
Duration	4
Hands On Lab	True