partner-offering-banner.png

JESD204B TRANSMITTER AND RECEIVER IP

Logic Fruit Global Technologies Inc

Select

Logic Fruit Technologies has designed JESD204B RTL IP. It can support increased lane rates up to 12.5Gbps for higher bandwidth applications. It can be configured to transmit or receive using a 8B10B link layer to achieve deterministic latency, SerDes synchronization, clock recovery and DC balance.

Key Features

  • Applicable in RADAR, Medical Imaging as it supports higher bandwidth and more number of channels with fewer pins to simplify layout.
  • Applicable in Wireless Communications, TDMA & OFDM based technologies such as LTE, WiMAX.
  • Provides reduced PCB area and package size.
  • Comparable power for large throughput.
  • Provides interface for serializing devices from some system designs, reducing space, power, and cost.
  • Mechanism to achieve Deterministic latency across the serial link.
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Arria® 10 SX SoC FPGA, Arria® 10 GT FPGA, Arria® V GZ FPGA
Offering Status Production
Integrated Testbench Yes
Evaluation License No
Design Examples Available Yes
Demo No
Compliance No
Latest Quartus Version Supported 24.3.1
Development Language VHDL

VHDL Design Files

VHDL Test Bench

VHDL Test Cases

Log Files of Simulation Results

Ordering Information

Documentation & Resources

Market Segment and Sub-Segments