partner-offering-banner.png

Design Verification

Logic Fruit Global Technologies Inc

Select

Logic Fruit Technologies specialize in offering premier design verification solutions for the complex designs and applications of the semiconductor industry. Our comprehensive expertise spans digital design verification, integration, development of unique, advanced, and robust verification solutions. We support a broad spectrum of digital designs, including IP, FPGA, SoC, ASIC, and subsystems. Our team is proficient in advanced technologies such as PCI Express, CXL, Display, USB, Ethernet, ARINC 818, and JESD204, ensuring we deliver thorough and reliable solutions tailored to meet the unique needs of our clients.

View Partner Website Right arrow Right arrow Partner Product Page Right arrow Right arrow Contact Now

Key Features

Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Arria® V ST SoC FPGA, Arria® V SX SoC FPGA, Cyclone® III FPGA, Agilex® 7 FPGAs and SoC FPGAs F-Series, Agilex® 7 FPGAs and SoC FPGAs I-Series, Agilex® 7 FPGAs and SoC FPGAs M-Series, Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series, Stratix® III FPGA, Stratix® IV GX FPGA, Stratix® V GS FPGA
Offering Status Production

Design Coverage: IP cores

FPGA designs

ASIC designs

SoCs amd Subsystems including multiple IPs / interfaces / blocks together.

Verification Planning & Architecture: Specification brainstorming & review

Design architecture

Verification planning and review

Defining verification requirements along with planning test cases.

Testbench / Verification IP / Stimulus: Testbench architecture & development

Integration with third-party VIP (Verification IP) and Bus Functional Models (BFMs)

Defined and modular interfaces within testbenches

constrained-random stimulus

scenario-driven sequences

Extensive test cases to cover various functional scenarios.

Verification Metrics & Automatio: Functional coverage

Code coverage

Regression testing incluidng automated test suites to run repeatedly

Batch and interactive debugging

Analysis and reporting of verification results.

Pre-Silicon & Post-Silicon Validation

Protocols & Interfaces Supported: Verification for many modern

high-speed and/or standard interfaces

including: PCI Express

CXL

Display

USB

Ethernet

ARINC 818

JESD204.

Documentation & Resources

design hub icon More Info URL

Market Segment and Sub-Segments

Aerospace-Avionics-252x228.svg

Aerospace

View Sub-Segments

Aerospace

Aerospace

Back to Market
Electronic-Warfare-252x228 (1).svg

Defense

View Sub-Segments

Defense

MIL COMMS

Radar/Ew

Back to Market
Robotics-252x228.svg

Industrial

View Sub-Segments

Industrial

Robotics

Vision

Back to Market
Medical-Video-and-Vision-252x228.png

Medical

View Sub-Segments

Medical

Imaging

Video

Back to Market
Digital Test Vision

Test

View Sub-Segments

Test

ATE

Communication Tester

RF Instrumentation

Back to Market
MMW.png

Wireless

View Sub-Segments

Wireless

5G/ 6G Radio

AI-RAN

Back to Market