100G TCP/IP Stack for Network Acceleration - MLE FPGA IP Core Design Overview Key Features Offering Brief What's Included Ordering Information Documentation & Resources Markets TCP/IP full accelerator for 100G TCP/IP connections. Including TCP, IP, MAC Layer. 128-bit wide full duplex data width pipelined all-RTL implementation for ultra-low latency. View Partner Website Contact Now Contact X ProfessionCIO (Chief Information Officer)CISO (Chief Information Security Officer)COO (Chief Operating Officer)CTO (Chief Technology Officer)ConsultantData SciencesEducatorFPGA EngineeringFacilities/Audio VideoFinance/ProcurementHardware Development/EngineeringHobbyist/MakerIT Generalist/Other ITIT Information SecurityIT ManagementIT StorageIT User Devices - PCs tablets etcInfrastructure/Datacenter ArchitectureLine of Business or Service HeadMarketingNetwork Architecture/EngineeringOperations EngineerOtherOwner/Executive ManagementPress AnalystSalesScientist/ResearcherSoftware/Application Development/EngineeringSolution/System ArchitectureStudent Country/Region CodeAfghanistanAland IslandsAlbaniaAlgeriaAmerican SamoaAndorraAngolaAnguillaAntarcticaAntigua/BarbudaArgentinaArmeniaArubaAustraliaAustriaAzerbaijanBahamasBahrainBangladeshBarbadosBelarusBelgiumBelizeBeninBermudaBhutanBoliviaBonaireBosnia-Herz.BotswanaBouvet IslandsBrazilBrit.Ind.Oc.TerBrit.Virgin Is.BruneiBulgariaBurkina FasoBurundiC Africa RpblicCambodiaCameroonCanadaCape VerdeCayman IslandsChadChileChinaChristmas IslndCocos IslandsColombiaComorosCongoCooks IslandsCosta RicaCote d'IvoireCroatiaCubaCuracaoCyprusCzechiaDem. Rep. CongoDenmarkDjiboutiDominicaDominican RepublicEcuadorEgyptEl SalvadorEquatorial GuineaEritreaEstoniaEswatiniEthiopiaFalkland IslndsFaroe IslandsFijiFinlandFranceFrench GuianaFrench Poly.French S. Terr.GabonGambiaGeorgiaGermanyGhanaGibraltarGreeceGreenlandGrenadaGuadeloupeGuamGuatemalaGuernseyGuineaGuinea-BissauGuyanaHaitiHeard/McDon.IslHondurasHong KongHungaryIcelandIndiaIndonesiaIranIraqIrelandIsle of ManIsraelItalyJamaicaJapanJerseyJordanKazakhstanKenyaKiribatiKuwaitKyrgyzstanLaosLatviaLebanonLesothoLiberiaLibyaLiechtensteinLithuaniaLuxembourgMacao SAR ChinaMacedoniaMadagascarMalawiMalaysiaMaldivesMaliMaltaMarshall IslndsMartiniqueMauritaniaMauritiusMayotteMexicoMicronesiaMinor Outl.Isl.MoldovaMonacoMongoliaMontenegroMontserratMoroccoMozambiqueMyanmarN.Mariana IslndNamibiaNauruNepalNetherlandsNew CaledoniaNew ZealandNicaraguaNigerNigeriaNiueNorfolk IslandsNorth KoreaNorwayOmanPakistanPalauPalestine, StatePanamaPap. New GuineaParaguayPeruPhilippinesPitcairnPolandPortugalPuerto RicoQatarReunionRomaniaRussian FedRwandaS. Sandwich InsS.TomePrincipeSaint HelenaSaint LuciaSaint MartinSaint PierreSamoaSan MarinoSaudi ArabiaSenegalSerbiaSeychellesSierra LeoneSingaporeSint MaartenSlovakiaSloveniaSolomon IslandsSomaliaSouth AfricaSouth KoreaSouth SudanSpainSri LankaSt Kitts&NevisSt. BarthelemySt. VincentSudanSurinameSvalbard & JMSwedenSwitzerlandSyriaTaiwanTajikistanTanzaniaThailandTimor-LesteTogoTokelauTongaTrinidadTobagoTunisiaTurkeyTurkmenistanTurksh CaicosinTuvaluUgandaUkraineUnited KingdomUnited StatesUruguayUtd.Arab Emir.UzbekistanVanuatuVatican CityVenezuelaVietnamVirgin IslandsWallis & FutunaWestern SaharaYemenZambiaZimbabwe By submitting this inquiry form, you acknowledge that your contact information will be sent to Altera or the Altera Solutions Acceleration for follow-up. Opt-in to Marketing Communications from Altera. LeadSource - None -Market Place ASAP Account ID Record Type Name Key Features Highly modular TCP/UDP/IP stack implementation in synthesizable HDL Full line rate of 70 Gbps or more in FPGA, 100 Gbps or more in ASIC 128-bit wide bi-directional data paths with streaming interfaces Multiple, parallel TCP engines for scalable processing Network Interface Card functionality with Bypass (optional) DPDK Stream interface (optional) Corundum NIC integration with performance DMA and PCIe (optional) Offering Brief Offering Brief Device Family Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series, Agilex® 5 FPGAs and SoC FPGAs D-Series, Agilex® 7 FPGAs and SoC FPGAs I-Series, Stratix® 10 GX FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Agilex® 5 FPGAs and SoC FPGAs E-Series, Agilex® 7 FPGAs and SoC FPGAs F-Series, Stratix® 10 SX SoC FPGA, Agilex® 7 FPGAs and SoC FPGAs M-Series, Cyclone® 10 GX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA, Stratix® III FPGA Offering Status Production Integrated Testbench No Evaluation License Yes Design Examples Available Yes Demo No Compliance No Latest Quartus Version Supported 25.1.1 Development Language Encrypted Verilog, Encrypted VHDL, Verilog, VHDL What’s Included? Modular and application-specific 100G TCP/IP cores, and example design projects Single-Project or Multi-Project Use for ASIC or FPGA Delivered as encrypted netlists or RTL Ordering Information napa-100G from Direct Documentation & Resources Product Brochure Datasheet Product Page Market Segment and Sub-Segments Aerospace View Sub-Segments Aerospace Aerospace Back to Market ASIC Proto View Sub-Segments ASIC Proto ASIC Prototyping Back to Market Defense View Sub-Segments Defense MIL COMMS Radar/Ew Back to Market Medical View Sub-Segments Medical Imaging Video Back to Market Transportation View Sub-Segments Transportation Automotive (Passenger Vehicles) Back to Market Offering Types and Sub-Types Design Services Board Level Design Custom IP FPGA Design System Level Design Intellectual Property (IP) Interfaces Communication Ethernet High Speed Networking / Security PCI Express