partner-offering-banner.png

DVB-RCS2 Modulator

Creonic GmbH

Select

The Creonic DVB-RCS2 Modulator is a low-complexity high-performance solution that allows for symbol rates of up to 160 MSymb/s on state-of-the-art FPGAs. The IP core performs all tasks of the inner transmitter and complements the Creonic DVB-RCS2 Receiver Solutions (DVB-RCS2 Demapper and DVB-RCS2 Turbo Decoder).

DVB-RCS2 is the first standard to adopt the high performance 16-states turbo codes. New modulation schemes (8-PSK and 16-QAM) help to increase spectral efficiency even further. The outstanding error correction performance of the DVB-RCS2 turbo code makes it the ideal candidate for further applications where high spectral efficiency is key for lowering costs.

Key Features

  • Compliant with DVB-RCS2
  • Support for Pi/2-BPSK, QPSK, 8-PSK, and 16-QAM
  • Support for all linear burst modulation waveforms specified in Annex A
  • Output baseband-filtered and gain adjusted samples
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Arria® 10 SX SoC FPGA, Agilex® 5 FPGAs and SoC FPGAs E-Series, MAX® 10 FPGA, Arria® V GZ FPGA, Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series, MAX® V CPLD, Agilex® 7 FPGAs and SoC FPGAs I-Series, Arria® V SX SoC FPGA, Stratix® 10 DX FPGA, Stratix® 10 SX SoC FPGA, Agilex® 7 FPGAs and SoC FPGAs M-Series, Cyclone® V GT FPGA, Arria® 10 GT FPGA, Arria® V ST SoC FPGA, Arria® 10 GX FPGA, Stratix® 10 TX FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Arria® V GX FPGA, Cyclone® V E FPGA, Agilex® 3 FPGAs and SoC FPGAs C-Series, Cyclone® V GX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA, Agilex® 5 FPGAs and SoC FPGAs D-Series, Stratix® 10 GX FPGA, Arria® V GT FPGA, Cyclone® 10 LP FPGA, Agilex® 7 FPGAs and SoC FPGAs F-Series, Cyclone® 10 GX FPGA, Stratix® 10 AX SoC FPGA, Stratix® III FPGA
Offering Status Production
Integrated Testbench Yes
Evaluation License No
Design Examples Available No
Demo No
Compliance No
Latest Quartus Version Supported 22.4.0
Development Language C/C++, Verilog, VHDL

Deliverable includes Verilog source code or synthesized netlist, VHDL testbench, and bit-accurate Matlab, C or C++ simulation model​

Ordering Information

Documentation & Resources

Market Segment and Sub-Segments