partner-offering-banner.png

Designing for High Productivity & Low Power

HandsOn-Training

Select

Unique training that was developed for Apple and Samsung, now available for the FPGA market. Decrease power consumption, area utilization, or increase design Fmax. One of a kind training to teach low-power design technique through HDL coding. Beat the synthesizer with advanced HDL design techniques and HDL attributes.

The course goes into great depth and teaches efficient methods for writing HDL code in a way that produces the precise digital circuit for various constraints like high frequency, low power, and minimal area. The course starts by introducing power consumption challenges and how to write efficient HDL code in order to decrease power in ASIC/FPGA designs, including resource sharing, functionality sharing, minimizing transitions on bus, clock gating, how to control counters, retiming and many more. In addition, the course focuses on writing efficient code to save area. For high frequency design, the training goes into pipeline technique includ...

Unique training that was developed for Apple and Samsung, now available for the FPGA market. Decrease power consumption, area utilization, or increase design Fmax. One of a kind training to teach low-power design technique through HDL coding. Beat the synthesizer with advanced HDL design techniques and HDL attributes.

The course goes into great depth and teaches efficient methods for writing HDL code in a way that produces the precise digital circuit for various constraints like high frequency, low power, and minimal area. The course starts by introducing power consumption challenges and how to write efficient HDL code in order to decrease power in ASIC/FPGA designs, including resource sharing, functionality sharing, minimizing transitions on bus, clock gating, how to control counters, retiming and many more. In addition, the course focuses on writing efficient code to save area. For high frequency design, the training goes into pipeline technique including efficiency, balancing, advantages and disadvantages, skew and high fanout issues.

Key Features

  • Design efficient circuits for minimal area or high frequency.
  • Increase design frequency with pipelining and alternative algorithms.

Offering Brief

Offering Brief

Device Family Arria® 10 SX SoC FPGA, Cyclone® IV GX FPGA, Agilex® 5 FPGAs and SoC FPGAs E-Series, MAX® 10 FPGA, Cyclone® V SX SoC FPGA, Arria® V GZ FPGA, Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series, MAX® V CPLD, Agilex® 7 FPGAs and SoC FPGAs I-Series, Arria® V SX SoC FPGA, Stratix® 10 DX FPGA, Stratix® 10 SX SoC FPGA, Agilex® 7 FPGAs and SoC FPGAs M-Series, Cyclone® V GT FPGA, Arria® 10 GT FPGA, Arria® V ST SoC FPGA, Arria® 10 GX FPGA, Stratix® 10 TX FPGA, Cyclone® V SE SoC FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Arria® V GX FPGA, Cyclone® V E FPGA, Agilex® 3 FPGAs and SoC FPGAs C-Series, Cyclone® V GX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA, Cyclone® V ST SoC FPGA, Agilex® 5 FPGAs and SoC FPGAs D-Series, Stratix® 10 GX FPGA, Arria® V GT FPGA, Cyclone® 10 LP FPGA, Agilex® 7 FPGAs and SoC FPGAs F-Series, Cyclone® 10 GX FPGA, Stratix® 10 AX SoC FPGA, Cyclone® IV E FPGA, Stratix® III FPGA
Offering Status Production
Prerequisites FPGA design
Languages English
Target Audience FPGA enginners
Hands On Lab False

Course book

Lab's handbook

Lab's source files and solutions

Documentation & Resources

Market Segment and Sub-Segments