banner

Find Offerings

Switch to Partners

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by
By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by
Offerings Image

Design Services

Zeuxion is an experienced design house offering cost effective design services to companies primarily within the data and telecommunications industry. Our design services cover development of embedded Software, FPGAs and large scale ASIC designs. Our offerings is within Optical Transport (OTN), Packet Switching (Ethernet), Wireless (mobile 5&6G) and security (AES, MACSec, IPSec).

Offerings Image

Design Services - full system architecture, PCB, mechanical, software

Design Services - FPGA full system architecture and implementation, PCB, mechanical, software

Offerings Image

Design Verification

Logic Fruit delivers comprehensive, end-to-end design verification services for IPs, FPGAs, ASICs, and SoCs—ensuring your designs work flawlessly the first time. Our expertise spans UVM testbenches, constrained-random and scenario-driven testing, advanced coverage analysis, and protocol/IP validation across high-speed standards such as PCIe, CXL, JESD204, ARINC 818, Ethernet, USB, and DisplayPort. We provide robust, reliable, and standards-compliant solutions that reduce risk, cut costs, and accelerate time-to-market.

Offerings Image

Designing for High Productivity & Low Power

Unique training that was developed for Apple and Samsung, now available for the FPGA market. Decrease power consumption, area utilization, or increase design Fmax. One of a kind training to teach low-power design technique through HDL coding. Beat the synthesizer with advanced HDL design techniques and HDL attributes.

Offerings Image

Designing with Agilex™ 5 SoC

Altera Agilex™ 5 Family provides midrange FPGAs offering world-class features and capabilities that address design challenges across various markets. The new architecture (HyperFlex II), various features,and SoC design are covered during the training.

DESPI - Enhanced Serial Peripheral Interface (eSPI)

Enhanced Serial Peripheral Interface (eSPI) – Master/Slave with single, dual, and quad eSPI Bus support for Intel CPU’s.

DG 10GbE MAC core

10GbE MAC IP Core is a hardware IP core that implements the MAC layer for 10Gb Ethernet communication. It is also specifically optimized for use with Design Gateway’s TOE10G-IP and UDP10G-IP, ensuring seamless integration and maximum performance. Compared to the standard EMAC IP provided by Altera, it offers advantages in lower latency, reduced FPGA resource usage, and greater cost efficiency.

DI2CMS - I2C Bus Interface - Master/Slave

Flexible and robust interface solution that bridges microprocessors with an I2C (Inter-Integrated Circuit) bus, offering support for both SMBus (System Management Bus) and PMBus (Power Management Bus) protocols.

DI3CM-HCI controller MIPI I3C Basic v1.1.1 specifications with Host Controller Interface v1.1 specification

MIPI I3C Basic v1.1.1 specifications with Host Controller Interface v1.1 specification - Smart connectivity for mobile, IoT, and automotive innovation