banner

Find Offerings

Switch to Partners

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by
By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

IRIG Master

Full standalone hardware only solution of an IRIG Master

IRIG Slave

Full standalone hardware only solution of an IRIG Slave

IRIS-SR: AI-Powered Super Resolution for Real-Time Video Upscaling

The IRIS-SR IP is a highly efficient implementation of AI-powered video upscaling within FPGA fabric. Designed as a purely hardware solution, it drops straight into your existing video processing pipeline. It performs 4× scaling to 2K/4K/8K resolutions at 60 FPS with sub-frame latency, delivering 80% higher quality over traditional methods.

ISDB-S3 demodulator

The Commsonic CMS0071 ISDB-S3 Demodulator is a high-performance (A)PSK demodulator core intended for ARIB STD-B44 ISDB-S3 advanced wideband digital satellite standard.

ISDB-S3 modulator

The CMS0070 ISDB-S3 (A)PSK modulator is an integrated modulator and channel-coder core designed specifically to address the requirements of the ARIB STD-B44 advanced wide-band digital satellite broadcasting Standard.

ISDB-T Modulator

The ISDB-T modulator / ISDB-TB modulator core enables rapid development of audio and visual systems using commodity free-to-air set-top-box products.

Jedec xSPI Controller (Silicon Proven IP for Altera Devices)

Mobiveil’s xSPI Controller supports JEDEC-compliant NOR/NAND Flash and HyperRAM devices, enabling ultra-fast read throughput via x4/x8 SPI interfaces. It functions as a universal controller—SPI, Quad-SPI, Octa-SPI, or Dual-QSPI—ensuring backward compatibility with legacy devices. Designed for space-constrained, low-power applications, it supports multiple chip-selects and is ideal for wearables, cameras, and automation systems.

JESD204 FPGA IP

Altera JESD204 IP is a high-performance, JEDEC-compliant interface solution designed to simplify and accelerate the integration of high-speed data converters with digital processing systems. Supporting data rates up to 32.44 Gbps, it efficiently manages the physical, data link, and transport layers while offering pre-verified design examples and intuitive configuration, significantly reducing development time. Its robust clock synchronization and interoperability features ensure reliable, standards-based performance across demanding applications.

JESD204B TRANSMITTER AND RECEIVER IP

Logic Fruit's JESD204B RTL IP supports increased lane rates up to 12.5Gbps for higher bandwidth applications. It can be configured to transmit or receive using a 8B10B link layer to achieve deterministic latency, SerDes synchronization, clock recovery and DC balance.