banner

Find Offerings

Switch to Partners

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by
By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

LDPC for Flash Controller (Silicon Proven IP for Altera Devices)

Mobiveil’s LDPC Controller offers advanced LDPC error correction with statistical DSP. It addresses the reliability demands of MLC, TLC, and 3D NAND at advanced geometries while significantly extending flash memory life. Optimized for ultra-low power to high-performance SSD applications, it is scalable, patented, and highly customizable.

LDPC IP

The Low-Density Parity-Check (LDPC) IP Core is a high-throughput, low-latency forward error correction (FEC) engine designed to meet the rigorous requirements of next-generation communication and data storage systems. LDPC codes are known for their near-Shannon limit performance and are widely adopted in standards such as 5G NR, Wi-Fi 6/7, DVB-S2/S2X, G.hn, 10GBASE-T Ethernet, SATA, NVMe, and more.

LIN Bus Controller

LIN with UART half-duplex enhanced functionality - available in two versions – Basic and Safety-Enhanced

LIN: LIN Bus Master/Slave Controller

The LIN-CTRL core is a controller that transmits and receives complete LIN frames to perform serial communication according to the LIN Protocol Specification. It can be configured before the synthesis to operate as a master, slave or include both profiles. When configured with both – master and slave, then at run-time, the LIN-CTRL can operate either as a master or as a slave and supports versions 1.3, 2.0, 2.1, and 2.2 of the LIN protocol. The message transfers can be controlled via a microcontroller interface and a LIN transceiver is needed for the connection to the LIN bus. The LIN-CTRL core is a microcode-free design developed for reuse in ASIC and FPGA implementations. The robustly verified core has been production-proven multiple times. The LIN controller core is available in two versions: Standard, and Safety-Enhanced. The Safety-Enhanced versions are certified as ISO-26262 ASIL-D Ready.

Offerings Image

Lithe Layer 2 IP

Pantherun’s Layer 2 Switch IP is a high-performance, FPGA-optimized solution that delivers line-rate Gigabit to 10/100Gbps switching with ultra-low latency, secure AES encryption, and field-configurable flexibility for industrial, automotive, and mission-critical networks.

Lossless and Lossy CCSDS 122.0-B-1 Encoder

CCSDS-122-E

Lossless and Lossy JPEG 2000 Encoder

JPEG2K-E

Lossless Compression IP

Gidel’s lossless compression IP targeting FPGA performs real-time compression for Color Filter Array (CFA – e.g., Bayer), Monochrome, and RGB images and videos. The IP enables compression of multi-camera/sensor inputs at pixel clock rates exceeding 1 gigapixel/s while using very small FPGA resources and minimal power consumption. The compression is highly efficient and, in real-case video applications, has achieved a lossless compression ratio of 1:2.3. The Lossless IP can be embedded seamlessly in Gidel's image acquisition systems, including the Gidel frame grabbers and compact edge computers. The compression supports high-end camera streaming, including 10+ GigE Vision, CoaXPress and Camera Link. Gidel's real-time compression IPs are particularly beneficial for high-bandwidth and high-resolution imaging and vision application enabling increased recording time, reduced storage size, and reduced post recording data offload and compression time on host computer.

Lossless JPEG-LS Encoder

The JPEGLS-E core from Alma Technologies is an ISO/IEC 14495-1 compliant JPEG-LS encoder that offers a very compact, efficient and high-performance solution for up to 16-bit per component numerically lossless image and video data compression.