Breadcrumb

...

Find Offerings

Find Offerings

Switch to Partners

Company Name

By Source

Altera Solutions
Partner Solutions

Offering Types

Acceleration / AI / Cloud
- Artificial Intelligence (AI)
- Data Processing / Analysis / Acquisition
- Data Science
- Edge
- Machine Learning
- Neural Network
- Public / On Premise
- Regional / District / Central
- Storage / Compression
Boards / SOMs / Dev Kits
- COTS
- Daughter Card
- Development / Evaluation Kit
- DPU / IPU / AI NIC / SmartNIC
- PCI Express
- System-on-Module (SOM)
- VPX
Design Services
- Board Level Design (DS)
- Certification (DS)
- Custom IP (DS)
- Debug (DS)
- Design for Manufacturing (DS)
- FPGA Design (DS)
- Logistics (DS)
- Manufacturing (DS)
- Schematic / Layout Review & DFT (DS)
- SI / PI Simulation (DS)
- Software (DS)
- System Level Design (DS)
- Verification / Validation (DS)
EDA Tools / IDE
- Design
- Embedded Tools
- Protocol Analysis
- Simulation
- Verification
Education / Training
- Acceleration / Artificial Intelligence (AI)
- Design Optimization
- Digital Signal Processing
- Embedded Processing
- External Memory Interfaces
- HDL Design Methodologies
- Interface Protocols
- Quartus Design Flow
- Security
Intellectual Property (IP)
- Digital Signal Processing / AI
  - Artificial Intelligence
  - Error Correction
  - Filters /Transforms
  - Floating Point
  - Modulation
  - Video and Image Processing
- Interfaces
  - Audio / Video
  - Communication
  - Compute Express Link (CXL)
  - Ethernet
  - High Speed
  - Networking / Security
  - PCI Express (IP)
  - Serial
- Memory Controllers
  - DMA
  - Flash
  - SDRAM
  - SRAM
- Soft Embedded Processors
  - RISC V
- Transceivers & Basic Functions
  - Clocks, PLLs and Resets
  - Simulation, Debug and Verification
  - Transceivers
Manufacturer
- Board Level Design (MF)
- Certification (MF)
- Custom IP (MF)
- Debug (MF)
- Design for Manufacturing (MF)
- FPGA Design (MF)
- Logistics (MF)
- Manufacturing (MF)
- Schematic / Layout Review & DFT (MF)
- SI / PI Simulation (MF)
- Software (MF)
- System Level Design (MF)
- Verification / Validation (MF)
Software / OS / RTOS
- Drivers
- Embedded
- Operating System (OS)
- Real Time Operating System (RTOS)
System Integrator / Provider
- Board Integration
- Chassis construction
- Chip Integration
- Software Integration

Region

Americas
Asia Pacific
Europe & Middle East
Japan
People’s Republic of China

Device Family

Agilex™ 3 FPGA C-Series
Agilex™ 5 FPGA D-Series
Agilex™ 5 FPGA E-Series
Agilex™ 7 FPGA F-Series
Agilex™ 7 FPGA I-Series
Agilex™ 7 FPGA M-Series
Agilex™ 9 FPGA Direct RF-Series
Arria® 10 Bare Die
Arria® 10 GT FPGA
Arria® 10 GX FPGA
Arria® 10 SX FPGA
Arria® II GX FPGA
Arria® II GZ FPGA
Arria® V GT FPGA
Arria® V GX FPGA
Arria® V GZ FPGA
Arria® V ST FPGA
Arria® V ST SoC FPGA
Arria® V SX FPGA
Arria® V SX SoC FPGA
Cyclone® 10 GX FPGA
Cyclone® 10 LP FPGA
Cyclone® II FPGA
Cyclone® III Bare Die
Cyclone® III FPGA
Cyclone® III LS FPGA
Cyclone® IV E FPGA
Cyclone® IV GX FPGA
Cyclone® V E FPGA
Cyclone® V GT FPGA
Cyclone® V GX FPGA
Cyclone® V SE FPGA
Cyclone® V SE SoC FPGA
Cyclone® V ST FPGA
Cyclone® V ST SoC FPGA
Cyclone® V SX FPGA
Cyclone® V SX SoC FPGA
eASIC™ N3X Devices
eASIC™ N3XS Devices
eASIC™ N5X Devices
Agilex® 3 FPGAs and SoC FPGAs C-Series
Agilex® 5 FPGAs and SoC FPGAs D-Series
Agilex® 5 FPGAs and SoC FPGAs E-Series
Agilex® 7 FPGAs and SoC FPGAs F-Series
Agilex® 7 FPGAs and SoC FPGAs I-Series
Agilex® 7 FPGAs and SoC FPGAs M-Series
Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series
Arria® 10 GT FPGA
Arria® 10 GX FPGA
Arria® 10 SX SoC FPGA
Cyclone® 10 GX FPGA
Cyclone® 10 LP FPGA
eASIC® N3X Devices
eASIC® N3XS Devices
eASIC™ N3X Devices
eASIC™ N3XS Devices
MAX® 10 FPGA
Stratix® 10 AX SoC FPGA
Stratix® 10 DX FPGA
Stratix® 10 GX FPGA
Stratix® 10 SX SoC FPGA
Stratix® 10 TX FPGA
MAX® 10 FPGA
MAX® II CPLD
MAX® II Z CPLD
MAX® V CPLD
Mustang Mesa
Stratix® 10 AX FPGA
Stratix® 10 Bare Die
Stratix® 10 DX FPGA
Stratix® 10 GX FPGA
Stratix® 10 SX FPGA
Stratix® 10 TX FPGA
Stratix® III FPGA
Stratix® IV E FPGA
Stratix® IV GT FPGA
Stratix® IV GX FPGA
Stratix® V E FPGA
Stratix® V GS FPGA
Stratix® V GX FPGA

Market Segments

Access
- Cable Access
- Carrier Access
- Other Access
Aerospace
- Aerospace
ASIC Proto
- ASIC Emulation
- ASIC Prototyping
Broadcast
- Broadcast Studio
- ProAV
Consumer
- Gaming
- Home Audio/Video
- Multi-Functional Printer
- Other Consumer
Defense
- MIL COMMS
- Radar/Ew
Industrial
- Energy
- Industrial / Manufacturing
- Robotics
- Vision
Government
- Chassis construction
- Drivers
- Govt Infrastructure
- Other ADG
- Software Integration
Medical
- Imaging
- Lab/Life Sciences
- Non-Imaging Patient Devices
- Other Medical
- Ultrasound
- Video
Data Center OEM (IHV, ISV, SI, VAR)
- AI/HPC
- CDNs
- IaaS/PaaS
- Networking
- Storage
- Transmission
Transportation
- Automotive (Passenger Vehicles)
- Non-Automotive Transportation
- Charging Infrastructure
- Transportation Infrastructure (non-charging)
Data Center Cloud (Public, Private, Hybrid)
- AI/HPC
- IaaS/PaaS
- Networking
- CDNs
- Storage
- Transmission
Wireless
- Baseband
- AI-RAN
- NTN/Fixed Wireless
- DAS/repeater/RIS
- xhaul Hub
- RDU
- FWA/backhaul
- 5G/ 6G Radio
Test
- ATE
- RF Instrumentation
- Communication Tester
- Other Test

Program Level

Premier

Preferred

Select

Member

Sort by

Sort By: A -> Z

Sort By: Z -> A

Sort By: Oldest first

Sort By: Newest first

Company Name

By Source

Altera Solutions
Partner Solutions

Offering Types

Acceleration / AI / Cloud
- Artificial Intelligence (AI)
- Data Processing / Analysis / Acquisition
- Data Science
- Edge
- Machine Learning
- Neural Network
- Public / On Premise
- Regional / District / Central
- Storage / Compression
Boards / SOMs / Dev Kits
- COTS
- Daughter Card
- Development / Evaluation Kit
- DPU / IPU / AI NIC / SmartNIC
- PCI Express
- System-on-Module (SOM)
- VPX
Design Services
- Board Level Design (DS)
- Certification (DS)
- Custom IP (DS)
- Debug (DS)
- Design for Manufacturing (DS)
- FPGA Design (DS)
- Logistics (DS)
- Manufacturing (DS)
- Schematic / Layout Review & DFT (DS)
- SI / PI Simulation (DS)
- Software (DS)
- System Level Design (DS)
- Verification / Validation (DS)
EDA Tools / IDE
- Design
- Embedded Tools
- Protocol Analysis
- Simulation
- Verification
Education / Training
- Acceleration / Artificial Intelligence (AI)
- Design Optimization
- Digital Signal Processing
- Embedded Processing
- External Memory Interfaces
- HDL Design Methodologies
- Interface Protocols
- Quartus Design Flow
- Security
Intellectual Property (IP)
- Digital Signal Processing / AI
  - Artificial Intelligence
  - Error Correction
  - Filters /Transforms
  - Floating Point
  - Modulation
  - Video and Image Processing
- Interfaces
  - Audio / Video
  - Communication
  - Compute Express Link (CXL)
  - Ethernet
  - High Speed
  - Networking / Security
  - PCI Express (IP)
  - Serial
- Memory Controllers
  - DMA
  - Flash
  - SDRAM
  - SRAM
- Soft Embedded Processors
  - RISC V
- Transceivers & Basic Functions
  - Clocks, PLLs and Resets
  - Simulation, Debug and Verification
  - Transceivers
Manufacturer
- Board Level Design (MF)
- Certification (MF)
- Custom IP (MF)
- Debug (MF)
- Design for Manufacturing (MF)
- FPGA Design (MF)
- Logistics (MF)
- Manufacturing (MF)
- Schematic / Layout Review & DFT (MF)
- SI / PI Simulation (MF)
- Software (MF)
- System Level Design (MF)
- Verification / Validation (MF)
Software / OS / RTOS
- Drivers
- Embedded
- Operating System (OS)
- Real Time Operating System (RTOS)
System Integrator / Provider
- Board Integration
- Chassis construction
- Chip Integration
- Software Integration

Region

Americas
Asia Pacific
Europe & Middle East
Japan
People’s Republic of China

Device Family

Agilex™ 3 FPGA C-Series
Agilex™ 5 FPGA D-Series
Agilex™ 5 FPGA E-Series
Agilex™ 7 FPGA F-Series
Agilex™ 7 FPGA I-Series
Agilex™ 7 FPGA M-Series
Agilex™ 9 FPGA Direct RF-Series
Arria® 10 Bare Die
Arria® 10 GT FPGA
Arria® 10 GX FPGA
Arria® 10 SX FPGA
Arria® II GX FPGA
Arria® II GZ FPGA
Arria® V GT FPGA
Arria® V GX FPGA
Arria® V GZ FPGA
Arria® V ST FPGA
Arria® V ST SoC FPGA
Arria® V SX FPGA
Arria® V SX SoC FPGA
Cyclone® 10 GX FPGA
Cyclone® 10 LP FPGA
Cyclone® II FPGA
Cyclone® III Bare Die
Cyclone® III FPGA
Cyclone® III LS FPGA
Cyclone® IV E FPGA
Cyclone® IV GX FPGA
Cyclone® V E FPGA
Cyclone® V GT FPGA
Cyclone® V GX FPGA
Cyclone® V SE FPGA
Cyclone® V SE SoC FPGA
Cyclone® V ST FPGA
Cyclone® V ST SoC FPGA
Cyclone® V SX FPGA
Cyclone® V SX SoC FPGA
eASIC™ N3X Devices
eASIC™ N3XS Devices
eASIC™ N5X Devices
Agilex® 3 FPGAs and SoC FPGAs C-Series
Agilex® 5 FPGAs and SoC FPGAs D-Series
Agilex® 5 FPGAs and SoC FPGAs E-Series
Agilex® 7 FPGAs and SoC FPGAs F-Series
Agilex® 7 FPGAs and SoC FPGAs I-Series
Agilex® 7 FPGAs and SoC FPGAs M-Series
Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series
Arria® 10 GT FPGA
Arria® 10 GX FPGA
Arria® 10 SX SoC FPGA
Cyclone® 10 GX FPGA
Cyclone® 10 LP FPGA
eASIC® N3X Devices
eASIC® N3XS Devices
eASIC™ N3X Devices
eASIC™ N3XS Devices
MAX® 10 FPGA
Stratix® 10 AX SoC FPGA
Stratix® 10 DX FPGA
Stratix® 10 GX FPGA
Stratix® 10 SX SoC FPGA
Stratix® 10 TX FPGA
MAX® 10 FPGA
MAX® II CPLD
MAX® II Z CPLD
MAX® V CPLD
Mustang Mesa
Stratix® 10 AX FPGA
Stratix® 10 Bare Die
Stratix® 10 DX FPGA
Stratix® 10 GX FPGA
Stratix® 10 SX FPGA
Stratix® 10 TX FPGA
Stratix® III FPGA
Stratix® IV E FPGA
Stratix® IV GT FPGA
Stratix® IV GX FPGA
Stratix® V E FPGA
Stratix® V GS FPGA
Stratix® V GX FPGA

Market Segments

Access
- Cable Access
- Carrier Access
- Other Access
Aerospace
- Aerospace
ASIC Proto
- ASIC Emulation
- ASIC Prototyping
Broadcast
- Broadcast Studio
- ProAV
Consumer
- Gaming
- Home Audio/Video
- Multi-Functional Printer
- Other Consumer
Defense
- MIL COMMS
- Radar/Ew
Industrial
- Energy
- Industrial / Manufacturing
- Robotics
- Vision
Government
- Chassis construction
- Drivers
- Govt Infrastructure
- Other ADG
- Software Integration
Medical
- Imaging
- Lab/Life Sciences
- Non-Imaging Patient Devices
- Other Medical
- Ultrasound
- Video
Data Center OEM (IHV, ISV, SI, VAR)
- AI/HPC
- CDNs
- IaaS/PaaS
- Networking
- Storage
- Transmission
Transportation
- Automotive (Passenger Vehicles)
- Non-Automotive Transportation
- Charging Infrastructure
- Transportation Infrastructure (non-charging)
Data Center Cloud (Public, Private, Hybrid)
- AI/HPC
- IaaS/PaaS
- Networking
- CDNs
- Storage
- Transmission
Wireless
- Baseband
- AI-RAN
- NTN/Fixed Wireless
- DAS/repeater/RIS
- xhaul Hub
- RDU
- FWA/backhaul
- 5G/ 6G Radio
Test
- ATE
- RF Instrumentation
- Communication Tester
- Other Test

Program Level

Premier

Preferred

Select

Member

Sort by

Sort By: A -> Z

Sort By: Z -> A

Sort By: Oldest first

Sort By: Newest first

JPEG-E-S: Baseline JPEG Encoder

The JPEG-E-S IP core supports the Baseline Sequential DCT modes of ISO/IEC 10918-1, implementing a high-performance, area-efficient hardware JPEG encoder with low latency. It produces compressed JPEG images and Motion-JPEG payloads, handling 8-bit color samples and up to four components in all common subsampling formats. Processing one sample per cycle, it can compress multiple Full-HD channels even in low-cost FPGAs. Once configured, it operates standalone without host intervention. Integration is simple via AMBA®: AXI Streaming for pixels/compressed data and a 32-bit APB slave for registers. Optional AXI Streaming allows timestamps or metadata insertion. CAST offers IP Integration Services delivering complete JPEG subsystems with video interfaces, UDP/IP or Transport Stream stacks, and other IP. Designed with industry best practices, its reliability is proven through verification, production use, and a bit-accurate software model.

By Computer Aided Software Technologies, Inc (dba CAST)

View Details

JPEG-EX-F: Ultra-Fast Baseline and Extended JPEG Encoder

This JPEG compression IP core supports the Baseline and Extended Sequential DCT of ISO/IEC 10918-1 standard. It is scalable and ultra-high-performance, while handles extremely high pixel rates using significantly fewer silicon resources and less power than encoders for video compression standards such as HEVC/H,265, DSC, AVC/H.264, or JPEG200. The JPEG-EX-F encoder accepts images with up to 12-bit color samples and up to four color components, in all widely-used color subsampling formats. It can process from 2 to 32 color samples per clock cycle enabling it to compress UHD (4K/8K) video and/or very high frame video. Standalone operation, once programmed, with straightforward SoC integration (standard AMBA I/F - AXI Streaming & APB Slave). CAST’s IP Integration Services are also available for JPEG subsystems (the JPEG decoder with video interface controllers, Hardware UDPIP or Transport Stream networking stacks, or other IP cores available from CAST).

By Computer Aided Software Technologies, Inc (dba CAST)

View Details

JPEG-EX-S: Baseline and Extended JPEG Encoder

The JPEG-EX-S IP core supports Baseline and Extended Sequential DCT modes of ISO/IEC 10918-1, implementing a high-performance, area-efficient HW JPEG encoder for ASIC or FPGA with low latency. It produces compressed JPEG images and Motion-JPEG payloads, handling 8- or 12-bit samples and up to four components in all common subsampling formats. Processing one sample per cycle, it can compress multiple Full-HD channels even in low-cost FPGAs. One of the smallest encoders, it uses ~80k gates in ASICs. Once programmed, it operates standalone without host assistance. Integration is simple via AMBA®: AXI Streaming for pixels/data and 32-bit APB for registers, with optional AXI Streaming for timestamps or metadata. CAST offers IP Integration Services delivering complete JPEG subsystems with decoders, video interfaces, UDP/IP or Transport Stream stacks, or other IP. Designed to industry best practices, reliability is proven by verification, production use, and a bit-accurate software model.

By Computer Aided Software Technologies, Inc (dba CAST)

View Details

JPEG-LS-D: Lossless & Near-Lossless JPEG-LS Decoder

The JPEG-LS-D core, a highly efficient & low-power, lossless & near-lossless image decompression engine & compliant to the JPEG-LS, ISO/IEC 14495-1 standard, can decompress any JPEG-LS stream or JPEG-LS payload of image container formats. It accepts compressed streams of images with up to 16-bit per color samples & up to 4 color components, in all widely used color subsampling formats, supporting oversize image dimension parameters & resolutions higher than 64k x 64k. With standalone operation, parsing marker segments & decompressing coded data, the core reports back the image format. APP or COM marker segments are also passed to the system via a dedicated interface. Straightforard integration, standardized AMBA® I/F (compressed data & outputs pixel data, frame format information, APP or COM marker via AXI4-Stream - access to control & status registers via 32-bit APB). A wrapper that bridges the AXI-Stream interfaces to AXI4 can optionally be delivered with the core.

By Computer Aided Software Technologies, Inc (dba CAST)

View Details

JPEG-LS-E: Lossless & Near-Lossless JPEG-LS Encoder

The JPEG-LS-E core is a low-power, high-efficient image compression engine compliant with JPEG-LS (ISO/IEC 14495-1). Based on the LOCO-I algorithm, it achieves compression ratios comparable or superior to JPEG2000 in lossless mode, while requiring far less area & memory thanks to its low complexity & line-based processing. Its Near-Lossless mode enables higher compression ratios with visually lossless quality, letting users define the max pixel error. It delivers full JPEG-LS compression efficiency in a compact, easy-to-integrate hardware block. It connects through AMBA® interfaces: AXI4-Stream for image input & compressed output, & a 32-bit APB for control & status. Once configured, it can process unlimited images without host intervention, with optional metadata or timestamps inserted via a dedicated streaming port. The core’s robustness has been proven through extensive verification & silicon validation & is delivered with a full verification environment & bit-accurate SW model.

By Computer Aided Software Technologies, Inc (dba CAST)

View Details

KEIm-A5ESoM

In recent years, FPGA devices have become increasingly low-voltage and high-speed, making it extermely difficult to development boards to mount them. As a result, product development times are getting longer and development costs are increasing. Delays in product releases can also lead to significant losses. The KEIm-A5ESoM reduces the burden of development and contributes to early product release.The KEIm-A5ESoM is a System-on-Module (SoM) powered by Agilex™ 5 SoC FPGA E-Series. The SoM board is equipped with 4GByte LPDDR4 memory for HPS, dual channels of 4Gbyte LPDDR4 memory, 32GByte eMMC memory for storage, 2Gbit QSPI flash as configuration memory.By using the KEIm-A5ESoM, it is possible to use the latest FPGA devices with minimal risk and development time.

By Kondo Electronics Industry Co., Ltd.

View Details

KiviPQC-Box - Post-Quantum Key Encapsulation and Digital Signature IP Core (ML-KEM und ML-DSA)

By KiviCore

View Details

KiviPQC-DSA - Post-Quantum Digital Signature IP Core (ML-DSA)

By KiviCore

View Details

KiviPQC-KEM - Post-Quantum Key Encapsulation IP Core (ML-KEM)

By KiviCore

View Details

Pagination

Previous page
Page 43
Next page

Showing 379-387 of 664 Offerings

High-Performance

Mid-Range

Power and Cost-Optimized

AI Development Tools

FPGA Design & Simulation Tools

Embedded Design Tools & Software

IP Development Tools

High-Performance

Mid-Range

Power and Cost-Optimized

Interfaces

Memory Controllers

Digital Signal Processing & AI

Soft Embedded Processors

Transceivers & Basic Functions

Technology

Applications

FPGA Development Tools

Embedded Tools

Add-On Development Tools

Simulation Tools

Utilities

Design Hubs

Developer Centers

Training

FPGA Developer Site

Design Store

All FPGA Documentation

Find Offerings

JPEG-E-S: Baseline JPEG Encoder

JPEG-EX-F: Ultra-Fast Baseline and Extended JPEG Encoder

JPEG-EX-S: Baseline and Extended JPEG Encoder

JPEG-LS-D: Lossless & Near-Lossless JPEG-LS Decoder

JPEG-LS-E: Lossless & Near-Lossless JPEG-LS Encoder

KEIm-A5ESoM

KiviPQC-Box - Post-Quantum Key Encapsulation and Digital Signature IP Core (ML-KEM und ML-DSA)

KiviPQC-DSA - Post-Quantum Digital Signature IP Core (ML-DSA)

KiviPQC-KEM - Post-Quantum Key Encapsulation IP Core (ML-KEM)

Products

High-Performance

Mid-Range

Power and Cost-Optimized

AI Development Tools

FPGA Design & Simulation Tools

Embedded Design Tools & Software

IP Development Tools

High-Performance

Mid-Range

Power and Cost-Optimized

Interfaces

Memory Controllers

Digital Signal Processing & AI

Soft Embedded Processors

Transceivers & Basic Functions

Solutions

Technology

Applications

Design

FPGA Development Tools

Embedded Tools

Add-On Development Tools

Simulation Tools

Utilities

Design Hubs

Developer Centers

Training

FPGA Developer Site

Design Store

All FPGA Documentation

Support

About

Contact Us

Find Offerings

JPEG-E-S: Baseline JPEG Encoder

JPEG-EX-F: Ultra-Fast Baseline and Extended JPEG Encoder

JPEG-EX-S: Baseline and Extended JPEG Encoder

JPEG-LS-D: Lossless & Near-Lossless JPEG-LS Decoder

JPEG-LS-E: Lossless & Near-Lossless JPEG-LS Encoder

KEIm-A5ESoM

KiviPQC-Box - Post-Quantum Key Encapsulation and Digital Signature IP Core (ML-KEM und ML-DSA)

KiviPQC-DSA - Post-Quantum Digital Signature IP Core (ML-DSA)

KiviPQC-KEM - Post-Quantum Key Encapsulation IP Core (ML-KEM)