banner

Find Offerings

Switch to Partners

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by
By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

Serial FPDP (sFPDP) 17.1

iWave’s sFPDP IP Core delivers low-latency, high-throughput serial communication for real-time applications like radar and electronic warfare. Supporting up to 4.25 Gbps and multiple operating modes, it ensures reliable, high-speed data transport in mission-critical environments. In simple terms, it is used to communicate from 1 system to another system over serial interface.

Serial Lite IP

The Serial Lite FPGA IP core is a simple, low-latency, scalable protocol for high-bandwidth serial data transfer applications. It is suitable for high-bandwidth data communication for chip-to-chip, board-to-board, and backplane applications. The core incorporates a media access control (MAC), physical coding sublayer (PCS), and physical media attachment (PMA) block.

Serial RapidIO controller (Silicon Proven IP for Altera Devices)

The GRIO (Generic RapidIO) Controller is a fully synchronous IP with low-latency, high-bandwidth RapidIO interface support. It can act as a host or device and is designed for ease of migration across silicon technologies. Its flexible backend interface allows integration into wide-ranging embedded and communication applications.

SHA 256 IP

Design Gateway’s SHA-256 IP core provides an efficient and secure solution for implementing the SHA-256 hashing function. Optimized for hardware, this IP core offers high throughput with 7.875 Mbps per MHz, processing 512-bit data blocks in just 65 clock cycles. Its hardware-based design ensures low latency, making it suitable for applications such as secure password hashing, digital signatures, and blockchain technology. The SHA-256 IP core is easy to integrate, with a reference design and demo files available for quick evaluation on FPGA platforms.

SHA-256: 256-bit SHA Secure Hash Crypto Engine

The SHA-256 encryption IP core is a fully compliant implementation of the Message Digest Algorithm SHA-256. It computes a 256-bit message digest for messages of up to (2^64 – 1) bits. Developed for easy reuse in ASIC and FPGA applications, the SHA-256 is available optimized for several technologies with competitive utilization and performance characteristics. Support for AMBA bus interfaces and integration with an external DMA are available as options "

SHA-3: Secure Hash Crypto Engine

The SHA-3 IP core is a high-throughput, area-efficient hardware accelerator for SHA-3 cryptographic hashing, compliant with NIST FIPS 180-4 and FIPS 202. It operates independently of a host processor, using AMBA® AXI4-Stream interfaces for input and output. An optional AXI4-Stream to AXI4 Memory Mapped bridge, with or without DMA, can be used. A single core instance implements all fixed-length and extendable-output hash functions, with function and output length (up to 2 GB) selectable at runtime per input message. The core is highly configurable at synthesis, including bus width and SHA-3 permutation rounds per cycle, enabling throughput–area trade-offs. One permutation per cycle processes 50 bits per cycle, scaling to over 100 Gbps with multiple permutations in modern ASICs. Fully synchronous, single-clock, scan-ready, LINT-clean, it uses only rising-edge flip-flops, with no false or multi-cycle paths, simplifying integration and verification.

Offerings Image

Side Channel Attack & Fault Injection

Side-Channel Power Analysis - that freaky method of extracting secret keys from embedded systems that doesn’t rely on exploits or coding errors. It can be used to read out an AES-128 key in less than 60 seconds from a standard implementation on a small microcontroller. Are your products vulnerable to such an attack? This course is loaded with hands-on examples to teach you not only about the attacks and theories, but how to apply them. Fault Injection Attacks - can you even trust your hardware? This training will cover fault injection attacks (also known as glitch attacks) on embedded systems. These attacks allow you to entirely bypass security mechanisms, dump memory over communication interfaces, and wreak havoc for fun and profit. Countermeasures - Easy to grasp examples example vulnerable implementations are discussed along with industry best practices to counter and mitigate the advanced hardware attacks.

Signal Generator

Time aligned Signal Generator

Signal Timestamper

Time aligned Signal Timestamper