partner-offering-banner.png

NCO FPGA IP Core

Altera

A numerically controlled oscillator (NCO) is a digital signal generator, which synthesizes a discrete-time, discrete-valued representation of a sinusoidal waveform. You can typically use NCOs in communication systems. In such systems, they are used as quadrature carrier generators in I-Q mixers, in which baseband data is modulated onto the orthogonal carriers in one of a variety of ways.

Key Features

  • 32-bit precision for angle and magnitude
  • Source interface compatible with the Avalon® interface specification, Multiple NCO architectures: Multiplier-based implementation using digital signal processing (DSP) blocks or logic elements (LEs), single cycle and multi-cycle
  • Parallel or serial CORDIC-based implementation. ROM-based implementation using embedded array blocks (EABs), embedded system blocks (ESBs), or external ROM
  • Single or dual outputs (sine/cosine, Variable width frequency modulation input, Variable width phase modulation input, User-defined frequency resolution, angular precision, and magnitude precision, Frequency hopping, Multichannel capabilities)
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Agilex® 5 FPGAs and SoC FPGAs D-Series, Agilex® 5 FPGAs and SoC FPGAs E-Series, Agilex® 7 FPGAs and SoC FPGAs F-Series, Agilex® 7 FPGAs and SoC FPGAs I-Series, Agilex® 7 FPGAs and SoC FPGAs M-Series, Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series, Arria® 10 GT FPGA, Arria® 10 GX FPGA, Arria® 10 SX SoC FPGA, Cyclone® 10 GX FPGA, Cyclone® 10 LP FPGA, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX SoC FPGA, Stratix® 10 TX FPGA
Offering Status Production
Integrated Testbench Yes
Evaluation License Yes
Design Examples Available Yes
Demo No
Compliance No
Development Language Encrypted Verilog, Encrypted VHDL

Encrypted Verilog source code

Design Example

Simulation Models

IP Evaluation Mode

Documentation: IP User Guide, IP Release Notes

Ordering Information

Market Segment and Sub-Segments