DDR5 and DDR4, LPDDR5 and LPDDR4 External Memory Interfaces FPGA IP

Overview Key Features Offering Brief What's Included Ordering Information Documentation & Resources Markets

Altera

DDR4 and DDR5 offer higher bandwidth and improved performance over previous generations, with DDR5 providing further enhancements in speed and power efficiency. LPDDR4 and LPDDR5 are optimized for low power consumption, making them ideal for embedded applications, with LPDDR5 offering even faster data rates and improved energy management. When integrated with Altera FPGAs these memory technologies enable faster data processing and more efficient power usage for a wide range of applications including networking, cloud and edge.

Contact Now

Contact Altera

LeadSource

ASAP Account ID

Record Type Name

Key Features

Shorter development cycles and faster time to market due to pre-closed timing with a hardened controller and PHY.
More FPGA fabric logic resources available for user application.
Improved fmax, efficiency and latency.
Low power solution.
View calibration margin, status, pin delay and VREF settings Re-run calibration, traffic generator, and driver margining, update delay settings and termination settings and configure traffic generator to send test traffic patterns using the EMIF Debug toolkit.

Offering Brief

Device Family	Agilex® 3 FPGAs and SoC FPGAs C-Series, Agilex® 5 FPGAs and SoC FPGAs D-Series, Agilex® 5 FPGAs and SoC FPGAs E-Series, Agilex® 7 FPGAs and SoC FPGAs F-Series, Agilex® 7 FPGAs and SoC FPGAs I-Series, Agilex® 7 FPGAs and SoC FPGAs M-Series, Stratix® 10 AX SoC FPGA, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX SoC FPGA, Stratix® 10 TX FPGA
Offering Status	Production
Integrated Testbench	No
Evaluation License	No
Design Examples Available	Yes
Demo	Yes
Compliance	No
Development Language	Encrypted Verilog