partner-offering-banner.png

EtherCAT MASTER IP

NDR Co.,LTD.

Select

The EtherCAT Master IP is a high-performance IP for SoC FPGAs that significantly reduces software load, allowing more users flexible utilization. The FPGA hardware-based communication engine achieves high-speed communication intervals and stable communication cycles, thus reducing the software load. This enables the allocation of more CPU processing resources to applications, and software load fluctuations (including the addition of functions) do not affect communication. Furthermore, the IP format allows for "direct" integration onto your own board.

Key Features

  • High-Speed EtherCAT Master IP, Reduces CPU load and achieves high-precision control.
  • Supports Altera FPGA, enabling flexible system configuration.
  • Provision of APIs and sample software contributes to shortening development time.
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Cyclone® V SE SoC FPGA, Cyclone® V E FPGA, Agilex® 5 FPGAs and SoC FPGAs E-Series, Agilex® 3 FPGAs and SoC FPGAs C-Series, MAX® 10 FPGA, Cyclone® V SX SoC FPGA, Cyclone® V GX FPGA, Cyclone® V ST SoC FPGA, Cyclone® V GT FPGA
Offering Status Production
Integrated Testbench No
Evaluation License No
Design Examples Available No
Demo No
Compliance No
Latest Quartus Version Supported 23.1.1
Development Language C/C++, Encrypted VHDL

Documentation

Sample Project

Ordering Information

Market Segment and Sub-Segments