partner-offering-banner.png

CDC - Customizable Display Controller IP Core Family

TES Electronic Solutions GmbH

Select

CDC is a fully Customizable Display Controller IP supporting up to 16k resolutions (4096x4096 pixel) on a MIPI-DPI compliant parallel video output. Several features can be configured at synthesis time and programmed at run time. The main functionality of CDC is reading images (layers) from memory (or – as option in CDC-500 – as AXI4 video input stream), combining them on-the-fly e.g. by blending, cropping and windowing and generating a pixel output stream of the combined image. The CDC supports image composition as well as partial screen updates. On the output the controller provides a digital MIPI-DPI compliant RGB signal (or optionally a digital component YCbCr signal).

Key Features

  • Image blending / composition
  • Various input and output color formats with on-the-fly color space conversion
  • Color keying and CLUT
  • Scaling
  • Dithering
  • Rotation
  • Gamma correction
  • MIPI-DPI output
  • Composition Capture
  • Mirroring (horizontal and vertical)
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Agilex™ 3 FPGA C-Series, Agilex™ 5 FPGA D-Series, Agilex™ 5 FPGA E-Series, Agilex™ 7 FPGA F-Series, Agilex™ 7 FPGA I-Series, Agilex™ 7 FPGA M-Series, Agilex™ 9 FPGA Direct RF-Series, Arria® 10 Bare Die, Arria® 10 GT FPGA, Arria® 10 GX FPGA, Arria® 10 SX FPGA, Arria® V GT FPGA, Arria® V GX FPGA, Arria® V GZ FPGA, Arria® V ST FPGA, Arria® V SX FPGA, Cyclone® 10 GX FPGA, Cyclone® 10 LP FPGA, Cyclone® III Bare Die, Cyclone® III FPGA, Cyclone® III LS FPGA, Cyclone® IV E FPGA, Cyclone® IV GX FPGA, Cyclone® V E FPGA, Cyclone® V GT FPGA, Cyclone® V GX FPGA, Cyclone® V SE FPGA, Cyclone® V ST FPGA, Cyclone® V SX FPGA, HardCopy™ II ASIC Devices, HardCopy™ III ASIC Devices, MAX® 10 FPGA, Stratix® 10 AX FPGA, Stratix® 10 Bare Die, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX FPGA, Stratix® 10 TX FPGA, Stratix® III FPGA, Stratix® IV E FPGA, Stratix® IV GT FPGA, Stratix® IV GX FPGA, Stratix® V E FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA, eASIC™ N3X Devices, eASIC™ N3XS Devices, eASIC™ N5X Devices
Offering Status Production
Integrated Testbench No
Evaluation License Yes
Design Examples Available No
Demo No
Compliance No
Latest Quartus Version Supported 24.1.0
Development Language Encrypted VHDL, VHDL

Q-Sys Component or (on demand) VHDL source code

bare-metal drivers

Documentation

Ordering Information

Documentation & Resources

Market Segment and Sub-Segments