partner-offering-banner.png

AID-PSP Modem

Qbit Labs Incorporation

Member

The AID-PSP (Adaptive Iterative Detection – Parallel Serial Processing) Modem IP Core is a high-performance solution for wireless and satellite communications in harsh environments. Designed for FPGA/ASIC, it delivers low-latency, error-resilient data links with adaptive modulation (QPSK, 16-QAM, 64-QAM), robust against fading, Doppler, and interference.

Ideal for aerospace, defense, UAVs, and tactical radios, it features a flexible baseband PHY, channel coding, and efficient parallel-serial processing for real-time performance.

View Partner Website Right arrow Right arrow Partner Product Page Right arrow Right arrow Contact Now

Key Features

  • Adaptive Iterative Detection (AID) Engine: Enhances signal quality and throughput through advanced detection under noise, fading, and interference.
  • Parallel Serial Processing (PSP) Architecture: Combines pipelined and iterative processing for optimal performance and resource utilization
  • Flexible Modulation Support: Supports BPSK, QPSK, 8-PSK, 16-QAM, and 64-QAM with adaptive switching based on link conditions.
  • Configurable Interfaces: Standard AXI/AXIS interfaces for easy SoC integration; configurable data widths and clock domains
  • Advanced Equalization & Filtering: Includes adaptive equalizers, matched filters, and pulse shaping for signal integrity.
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Agilex™ 7 FPGA F-Series, Agilex™ 7 FPGA I-Series, Agilex™ 7 FPGA M-Series, Stratix® 10 AX FPGA, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX FPGA, Stratix® 10 TX FPGA
Offering Status Production
Integrated Testbench Yes
Evaluation License Yes
Design Examples Available Yes
Demo No
Compliance No
Latest Quartus Version Supported 24.3.1
OS Support Linux (Ubuntu, CentOS, Yocto-based embedded Linux) Real-Time Linux (PREEMPT_RT) VxWorks QNX FreeRTOS (for embedded control plane) Bare-Metal (no OS deployment)
Development Language Encrypted Verilog, Verilog

Synthesizable RTL source code

Directed/random/constrained-random sequences covering LTSSM, configuration, link training, FLIT mode, error injection (FEC/CRC scenarios), power states, reset

Embedded firmware / low-level SW

Software integration guide

Full design documentation

Ordering Information

QBL-IP-AIDPSP-Modem-1

from Direct

$0.00

Order Now

Market Segment and Sub-Segments

Aerospace-Avionics-252x228.svg

Aerospace

View Sub-Segments

Aerospace

Aerospace

Back to Market
Electronic-Warfare-252x228 (1).svg

Defense

View Sub-Segments

Defense

MIL COMMS

Radar/Ew

Back to Market
MMW.png

Wireless

View Sub-Segments

Wireless

AI-RAN

Baseband

Back to Market