banner

Find Offerings

Switch to Partners

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by
By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

200GbE TCP Offloading Engine IP core (TOE200GADV-IP)

TOE200G Advanced IP core (TOE200GADV-IP) is a groundbreaking hardware-based TCP/IP engine that achieves record-breaking data transfer speeds exceeding 24 GB/s. Unlike traditional CPU- or memory-dependent solutions, it uses pure hardwired logic and 200G Ethernet Hard IP on an FPGA board to eliminate bottlenecks. This architecture enables unmatched TCP processing performance for high-speed data applications.

25G Ethernet FPGA IP

The 25G Ethernet IP core implements the 25G and 50G Ethernet Specification, Draft 1.4 from the 25 Gigabit Ethernet Consortium. This IP core optionally includes unidirectional transport and Reed-Solomon Forward Error Correction (FEC) for support of direct attach copper (DAC) cable.

25G UDP Offloading Engine (UDP25G-IP)

UDP Offloading Engine IP core is a pure hardware logic solution with no CPU involvement. The UDP25G-IP is ideal for high-performance data transmission or broadcasting over network. This IP product includes a reference design, helping reduce both development time and cost.

25GbE TCP Offloading Engine IP core (TOE25G-IP)

TOE25G-IP Core (TCP Offloading Engine) is a pure hardware TCP/IP protocol stack engine with no CPU required. It delivers 2.5X the performance of 10GbE over a single-channel fiber optic cable. This IP core maximizes per-channel performance, increases network traffic density and scalability, and offers greater cost and power efficiency per bit compared to traditional 10GbE/40GbE network technologies.

3D LUT Altera® FPGA IP

The 3D Look-Up Table (LUT) Altera® FPGA IP, part of the Video and Vision Processing (VVP) Suite, delivers a high-performance, resource-efficient solution for video color space conversion, dynamic range adjustment, chroma keying, and artistic effect generation, enabling superior image quality in broadcast and professional video applications.

40G Ethernet MAC and PHY FPGA IP

The 40G Ethernet MAC and PHY FPGA IP core offers IEEE 802.3ba-2010. 40 Gbps Ethernet is an industry standard and is compliant for media access control (MAC) and PHY (PCS+PMA) functions. It enables an FPGA to interface to another device over a copper or optical transceiver module.

40G FPGA SmartNIC PCIe Card NPAC-Ketch - MLE FPGA Design

The MLE 40G FPGA SmartNIC PCIe Card is a Single-Slot FHHL PCIe SmartNIC integrating an Intel Stratix 10 GX 400 FPGA, 4x SFP for 4x 10 GigE, a FPGA-attached DDR4 DRAM via SO-DIMM and with 50 Watts TDP passive cooling front-to-back. It provides 40 Gbps Source-to-Sink Data Transport, a full accelerator to fully offload the CPU, and cost-efficient, customizable and ready-to-run.

40G TCP/IP Stack for Network Acceleration - MLE FPGA IP Core Design

TCP/IP Full Accelerator for 40G TCP/IP connections. Including TCP, IP, MAC Layer. 128-bit wide full duplex data width pipelined all-RTL implementation for ultra-low latency.

40G UDP Offloading Engine (UDP40G-IP)

UDP Offloading Engine IP core is a pure hardware logic solution with no CPU involvement. The UDP40G-IP is ideal for high-performance data transmission or broadcasting over network. This IP product includes a reference design, helping reduce both development time and cost.