banner

Find Offerings

Switch to Partners

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by
By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

PTP Transparent Clock (IEEE1588 – Precision Time Protocol)

Full standalone hardware only solution of a PTP Transparent Clock

View Details Right arrow Right arrow
/

Quality+ IP - 1:10 video compression preserves image SNR

Gidel’s Quality+ (Q+) IP targeting FPGA compresses Color Filter Array (CFA – e.g., Bayer), Monochrome, and RGB images and videos in real-time. Q+ revolutionizes image compression, achieving up to 1:10+ compression ratios for high-bandwidth image streams while preserving original image quality.The Quality+ IP can be embedded seamlessly in Gidel's image acquisition systems, including the Gidel frame grabbers and compact edge computers. The compression supports high-end camera streaming, including 10+ GigE Vision, CoaXPress and Camera Link. Gidel's real-time compression IPs are particularly beneficial for high-bandwidth and high-resolution imaging and vision applications enabling to improve image quality while increasing recording time, reducing storage size, and reducing post recording data offload and compression time on host computer.

View Details Right arrow Right arrow
/

QUIC Client 10Gbps IP core (QUIC10GC-IP)

QUIC (Quick UDP Internet Connections) is a modern transport layer protocol designed to overcome the limitations of TCP while providing TLS 1.3-level security. Design Gateway's fully hardware-based QUIC-IP offloads the CPU by handling TLS 1.3 handshake, payload encryption/decryption, and managing both the QUIC and UDP/IP layers. This enables secure, high-performance communication entirely through hardware logic.

View Details Right arrow Right arrow
/

QUIC Server 10Gbps IP core (QUIC10GS-IP)

QUIC (Quick UDP Internet Connections) is a modern transport layer protocol designed to overcome the limitations of TCP while providing TLS 1.3-level security. Design Gateway's fully hardware-based QUIC-IP offloads the CPU by handling TLS 1.3 handshake, payload encryption/decryption, and managing both the QUIC and UDP/IP layers. This enables secure, high-performance communication entirely through hardware logic.

View Details Right arrow Right arrow
/

R-Tile PCIe* Hard IP

R-Tile is an FPGA companion tile that supports PCI Express* configurations up to PCIe 5.0 x16 in Endpoint (EP), Root Port (RP) and Transaction Layer (TL) Bypass modes. PCIe 3.0, 4.0, and 5.0 configurations are natively supported.

View Details Right arrow Right arrow
Altera logo

Random Access & Multi User NVMe Gen5 IP core (rmNVMe-IP)

rmNVMe-IP (Random Access & Multi-User NVMe IP) is a high-performance NVMe™ host controller optimized for high-IOPS random access applications. With pure hardware logic and no CPU involvement, it supports multiple user interfaces for simultaneous read/write access to a single NVMe SSD. Ideal for use cases like real-time sensor data fusion, OS file system offloading, and SSD testing, it offers excellent energy efficiency, performance, and low FPGA resource usage.

View Details Right arrow Right arrow
/

Random Access NVMe IP core (raNVMe-IP)

raNVMe-IP (Random Access NVMe IP) is specifically optimized for random access and low latency. It can achieve over 700K IOPS for random write access on high-performance NVMe™ SSDs without CPU intervention. This makes it ideal for applications like database search, which require frequent, high-speed access to NVMe SSDs.

View Details Right arrow Right arrow
/

RapidIO to AXI Bridge Controller (Silicon Proven IP for Altera Devices)

Mobiveil’s RIO-AXI Bridge provides a layered, configurable architecture connecting RapidIO to AXI-based systems. It includes high-speed DMA and streaming engines to meet demanding bandwidth needs. Technology-agnostic and highly integrable, it suits cost-sensitive, performance-driven designs in FPGAs and ASICs.

View Details Right arrow Right arrow
/

Real-Time JPEG Compression IP

Gidel’s real-time JPEG image compression (encoder) IP enables high-performance JPEG compression on FPGA. The compression IP is unique in its fast processing capacity, low latency, and compact silicon utilization. As a result of its compactness, the IP can be implemented on a small FPGA device to compress high-performance camera image streams or, alternatively, instantiated multiple times on a single larger FPGA device. The JPEG IP can be embedded seamlessly in Gidel's image acquisition systems, including the Gidel frame grabbers and compact edge computers. The compression supports high-end camera streaming, including 10+ GigE Vision, CoaXPress and Camera Link. Gidel's real-time compression IPs are particularly beneficial for high-bandwidth and high-resolution imaging application enabling increased recording time, reduces storage size, and reduced post recording data offload and compression time on host computer.

View Details Right arrow Right arrow
/
Listing 9 out of 483 Offerings