banner

Find Offerings

Switch to Partners

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by
By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

SHA 256 IP

Design Gateway’s SHA-256 IP core provides an efficient and secure solution for implementing the SHA-256 hashing function. Optimized for hardware, this IP core offers high throughput with 7.875 Mbps per MHz, processing 512-bit data blocks in just 65 clock cycles. Its hardware-based design ensures low latency, making it suitable for applications such as secure password hashing, digital signatures, and blockchain technology. The SHA-256 IP core is easy to integrate, with a reference design and demo files available for quick evaluation on FPGA platforms.

View Details Right arrow Right arrow
/

SHA-256: 256-bit SHA Secure Hash Crypto Engine

The SHA-256 encryption IP core is a fully compliant implementation of the Message Digest Algorithm SHA-256. It computes a 256-bit message digest for messages of up to (2^64 – 1) bits. Developed for easy reuse in ASIC and FPGA applications, the SHA-256 is available optimized for several technologies with competitive utilization and performance characteristics. Support for AMBA bus interfaces and integration with an external DMA are available as options "

View Details Right arrow Right arrow
/

SHA-3: Secure Hash Crypto Engine

The SHA-3 IP core is a high-throughput, area-efficient hardware accelerator for SHA-3 cryptographic hashing, compliant with NIST FIPS 180-4 and FIPS 202. It operates independently of a host processor, using AMBA® AXI4-Stream interfaces for input and output. An optional AXI4-Stream to AXI4 Memory Mapped bridge, with or without DMA, can be used. A single core instance implements all fixed-length and extendable-output hash functions, with function and output length (up to 2 GB) selectable at runtime per input message. The core is highly configurable at synthesis, including bus width and SHA-3 permutation rounds per cycle, enabling throughput–area trade-offs. One permutation per cycle processes 50 bits per cycle, scaling to over 100 Gbps with multiple permutations in modern ASICs. Fully synchronous, single-clock, scan-ready, LINT-clean, it uses only rising-edge flip-flops, with no false or multi-cycle paths, simplifying integration and verification.

View Details Right arrow Right arrow
/

Signal Generator

Time aligned Signal Generator

View Details Right arrow Right arrow
/

Signal Timestamper

Time aligned Signal Timestamper

View Details Right arrow Right arrow
/

Silicom Accelerated Crypto Adapter (SACA)

The Silicom Accelerated Crypto Adapter provides hardware-based offloading of cryptographic operations, enabling Post-Quantum Cryptography (PQC) algorithms such as ML-KEM and ML-DSA to run efficiently without burdening CPU resources. In addition, support for ECC, X25519, AES, and RSA algorithms makes it an ideal solution for transitioning existing systems to a quantum-safe future.

View Details Right arrow Right arrow

Silicom FPGA SmartNIC N5013/N5014 Series

The Silicom N5013/N5014 FPGA SmartNIC, based on the Stratix® 10 DX 2100 FPGA, is a high-performance programmable PCIe server adapter. It features 100Gbps quad-port Ethernet and 8GB HBM2 memory, providing 512GB/s of total aggregate bandwidth. Use cases include NFV, MEC, cybersecurity, high-performance computing, finance, and mobile access and core networks.The N5014 is equipped with 2 x Intel E810 for a standardized interface between FPGA and the host system providing the full range of features of these controllers on the host side.

View Details Right arrow Right arrow

Silicom FPGA SmartNIC N6010/6011 (N6001-PL/N6000-PL Arrow Creek)

The Silicom FPGA SmartNIC N6010/N6011 is a high-performance OEM hardware platform built on Altera’s Agilex™ AGFB014 FPGA with an embedded quad-core ARM Cortex-A53 HPS, designed to accelerate mobile 4G/5G baseband or distributed units via dual QSFP28/56 ports. Based on Intel/Altera N6000-PL.

View Details Right arrow Right arrow
Offerings Image

SoC FPGA Design

Accelerate your complex SoC FPGA Design with rsyocto. Bring your complex SoC FPGA designs to the next level with rsyocto's cutting-edge design services. By seamlessly integrating the FPGA, SoC, Desktop, and Cloud environments, we empower partners to innovate faster and smarter by linking all the different advantages tightly together.At rsyocto, we specialize exclusively in Altera SoC FPGAs, providing unmatched expertise in: FPGA design, real-time system design, ARM-based Hard Processor System (HPS) design, SoC FPGA interface design, Embedded Linux solutions, accelerator design and beyond. Our deep experience with Altera SoC FPGAs ensures a unique and optimized solution that combines FPGA and HPS partitions, Desktop software, Embedded Linux, and Cloud connectivity that ordinary FPGA, Linux, or cloud designers simply can't match.Flexible & Agile Partnerships: We don't just design hardware and software with a SoC — we build an environment. Starting with simple pencil sketches, rsyoct

View Details Right arrow Right arrow
Listing 9 out of 483 Offerings