banner

Find Offerings

Switch to Partners

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by
By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

U.2-PCIe adapter board for PCIe Gen5 SSD (AB20-U2PCI)

AB20-U2PCI board converts 16-lane PCI Express interface to four 4-lane PCI standard U.2 interfaces, supporting PCIe Gen5 speeds. This adapter can be applied to Altera FPGA evaluation boards so that user can evaluate NVMe series IP Core operation and can use for prototype development platform.

View Details Right arrow Right arrow
/

UDPIP-100G: 100G UDP/IP Hardware Protocol Stack

Implements a UDP/IP hardware protocol stack enabling high-speed LAN or point-to-point communication and media streaming up to 100 Gbps, even in processor-less SoC designs. Offloads the host CPU from UDP/IP encapsulation. All network parameters (IP addresses, UDP ports, MAC) are runtime programmable, supporting static or DHCP-assigned IP. Includes ARP for multi-access networks, ICMP ping for connectivity tests, and IEEE 802.1Q VLAN tagging. Supports up to 32 transmit and 32 receive streaming interfaces (channels), each independently configurable for IP, port, multicast address, and unicast/multicast mode. Integrates easily in SoC designs via AXI4-Stream, Avalon-ST, AHB, AXI, Avalon-MM, or Wishbone interfaces, with data exchange via streaming ports or memory-mapped registers. Ideal for real-time networking, video streaming, and industrial applications requiring low-latency, deterministic UDP/IP communication in FPGA or ASIC designs.

View Details Right arrow Right arrow
/

UDPIP-10G/25G: 10G/25G UDP/IP Hardware Protocol Stack

Implements a UDP/IP hardware protocol stack enabling high-speed LAN or point-to-point communication and media streaming up to 25 Gbps, even in processor-less SoC designs. Offloads the host CPU from UDP/IP encapsulation. All network parameters (IP addresses, UDP ports, MAC) are runtime programmable, supporting static or DHCP-assigned IP. Includes ARP for multi-access networks, ICMP ping for connectivity tests, and IEEE 802.1Q VLAN tagging. Supports up to 32 transmit and 32 receive streaming interfaces (channels), each independently configurable for IP, port, multicast address, and unicast/multicast mode. Integrates easily in SoC designs via AXI4-Stream, Avalon-ST, AHB, AXI, Avalon-MM, or Wishbone interfaces, with data exchange via streaming ports or memory-mapped registers. Ideal for real-time networking, video streaming, and industrial applications requiring low-latency, deterministic UDP/IP communication in FPGA or ASIC designs.

View Details Right arrow Right arrow
/

UDPIP-1G: UDP/IP Hardware Protocol Stack

Implements a UDP/IP hardware protocol stack enabling high-speed LAN or point-to-point communication and media streaming up to 10 Gbps, even in processor-less SoC designs. Offloads the host CPU from UDP/IP encapsulation. All network parameters (IP addresses, UDP ports, MAC) are runtime programmable, supporting static or DHCP-assigned IP. Includes ARP for multi-access networks, ICMP ping for connectivity tests, and IEEE 802.1Q VLAN tagging. Supports up to 32 transmit and 32 receive streaming interfaces (channels), each independently configurable for IP, port, multicast address, and unicast/multicast mode. Integrates easily in SoC designs via AXI4-Stream, Avalon-ST, AHB, AXI, Avalon-MM, or Wishbone interfaces, with data exchange via streaming ports or memory-mapped registers. Ideal for real-time networking, video streaming, and industrial applications requiring low-latency, deterministic UDP/IP communication in FPGA or ASIC designs.

View Details Right arrow Right arrow
/

UDPIP-40G/50G: 40G/50G UDP/IP Hardware Protocol Stack

Implements a UDP/IP hardware protocol stack enabling high-speed LAN or point-to-point communication and media streaming up to 50 Gbps, even in processor-less SoC designs. Offloads the host CPU from UDP/IP encapsulation. All network parameters (IP addresses, UDP ports, MAC) are runtime programmable, supporting static or DHCP-assigned IP. Includes ARP for multi-access networks, ICMP ping for connectivity tests, and IEEE 802.1Q VLAN tagging. Supports up to 32 transmit and 32 receive streaming interfaces (channels), each independently configurable for IP, port, multicast address, and unicast/multicast mode. Integrates easily in SoC designs via AXI4-Stream, Avalon-ST, AHB, AXI, Avalon-MM, or Wishbone interfaces, with data exchange via streaming ports or memory-mapped registers. Ideal for real-time networking, video streaming, and industrial applications requiring low-latency, deterministic UDP/IP communication in FPGA or ASIC designs.

View Details Right arrow Right arrow
/

UHS OPI PSRAM Controller (Silicon Proven IP for Altera Devices)

Targeted at wearables and low-power devices, Mobiveil’s UHS OPI PSRAM Controller supports AP Memory’s UHS series running up to 1066 MHz. It delivers low-power, high-frequency performance for memory subsystems with simplified interface requirements. The flexible architecture ensures precise control signal timing for seamless SoC integration.

View Details Right arrow Right arrow
/

Universal Net Red (UNR) Complete Network redundancy solution as combination of our IP cores

All in one Network Redundancy solution

View Details Right arrow Right arrow
/

Universal Time Sync (UTS) Complete Synchronization solution as combination of our IP cores

All in one Synchronization solution

View Details Right arrow Right arrow
/

USB 10Gbps Device Controller (USB32SF)

10Gbps Device IP Core

View Details Right arrow Right arrow
/
Listing 9 out of 483 Offerings