banner

Find Offerings

Switch to Partners

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

Loading

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by
Offerings Image

GROVF Full RDMA 100 Gbps

GROVF Full RDMA 100G enables high-performance RoCE v2 connectivity for FPGA-based SmartNIC, DPU, HPC, and scale-out networking systems. The solution combines FPGA programmability with standards-based RDMA performance for customers building customized, low-latency Ethernet fabrics.

View Details Right arrow Right arrow
Offerings Image

GROVF Full RDMA 200 Gbps

GROVF Full RDMA 200G enables high-speed RoCE v2 connectivity for FPGA-based SmartNIC, DPU, HPC, and scale-out networking systems. The solution is designed for customers requiring higher bandwidth RDMA performance while maintaining FPGA-level customization and standards-based Ethernet integration.

View Details Right arrow Right arrow
Offerings Image

GROVF Streaming RDMA 100 Gbps

GROVF Streaming RDMA 100G enables FPGA-based systems to stream sensor, camera, RF, or FPGA-generated data directly to remote CPU or GPU memory over RoCE v2 Ethernet. The solution is optimized for high-bandwidth, low-latency streaming without unnecessary CPU involvement or memory copies.

View Details Right arrow Right arrow
Offerings Image

GROVF Streaming RDMA 200 Gbps

GROVF Streaming RDMA 200G enables high-speed FPGA-based streaming of sensor, camera, RF, or FPGA-generated data directly to remote CPU or GPU memory over RoCE v2 Ethernet. The solution is built for demanding streaming applications requiring higher bandwidth, low latency, and minimal CPU involvement.

View Details Right arrow Right arrow

GTS Ethernet Hard IP

The GTS Ethernet Hard IP (EHIP) allows fast, flexible, and high-performance Ethernet implementation with minimal FPGA resource utilization. The EHIP includes a configurable, hardened protocol stack for Ethernet compatible with the IEEE 802.3-2018 Standard and the 25G/50G Ethernet Specification from the 25 Gigabit Ethernet Consortium.

View Details Right arrow Right arrow
Altera logo

GTS PCIe Hard IP

GTS PCIe Hard IP is a full featured protocol stack with AXI4-Stream user interface available on Agilex™ 5 and Agilex™ 3 FPGAs.

View Details Right arrow Right arrow
Altera logo

H.264 Baseline, Main and High Profiles Single- and Multi-channel Encoder IP Core

The H264-HP-E core from Alma Technologies is an advanced and self-contained ITU-T H.264 High profiles hardware encoder.

View Details Right arrow Right arrow
/

H16450S: UART with Synchronous CPU Interface

The H16450S is a standard UART providing 100% software compatibility with the popular Texas Instruments 16450 device. It performs serial-to-parallel conversion on data originating from modems or other serial devices, and performs parallel-to-serial conversion on data from a CPU to these devices. Developed for easy reuse in ASIC and FPGA applications, the H16450S is available optimized for several technologies with competitive utilization and performance characteristics.

View Details Right arrow Right arrow
/

H16550S: Synchronous 16550 UART with FIFO Core

The H16550S is a standard UART providing 100% software compatibility with the popular Texas Instruments 16550 device. It performs serial-to-parallel conversion on data originating from modems or other serial devices, and performs parallel-to-serial conversion on data from a CPU to these devices. The H16550S can be run in either 16450-compatible character mode or in 16550-compatible FIFO mode, where an internal FIFO relieves the CPU of excessive software overhead. Developed for easy reuse in FPGA or ASIC applications, the H16550S is available optimized for several technologies with competitive utilization and performance characteristics.

View Details Right arrow Right arrow
/
Showing 415-423 of 939 Offerings