banner

Find Offerings

Switch to Partners

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by
By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

P-Tile PCIe* Hard IP

P-Tile is an FPGA companion tile that supports PCI Express* configurations up to PCIe 4.0 x16 in Endpoint (EP), Root Port (RP) and Transaction Layer (TL) Bypass modes. PCIe 3.0 and 4.0 configurations are natively supported.

View Details Right arrow Right arrow
Altera logo

Packet Switching

We offer UltraEthernet and RoCEv2, GPON, XGS-PON,25G-PON & 50G-PON, Ethernet from 1G to 1.6T PCS/MAC/FEC, Packet Processing, Traffic Managers, 4G & 5G Mobile Front and Backhaul, Sub-nanosecond timestamping, MPLS-TP & Ethernet OAM, IP4&IP6 forwarding, 1588v2 and SYNC-E, Datacenter Offload, 600G FlexEthernet, vEPC, 100G PLE

View Details Right arrow Right arrow
/
Offerings Image

Parretto DisplayPort IP Core

The Parretto DisplayPort is a resource optimized DisplayPort v1.4 IP Core solution for FPGA devices. Designed for easy of use, the core is available as both source (DPTX) and sink (DPRX).

View Details Right arrow Right arrow
/

PCI-M32: 32-bit, 33 MHz PCI Master/Target

The PCI-M32 implements a master/target PCI interface compliant with the PCI 2.3 specification. It supports a 32-bit address/data bus and operates up to 33 MHz PCI clock.

View Details Right arrow Right arrow
/

PCI-M32MF 32-bit/33MHz Multi-Function PCI Master/Target

The PCI-M32MF is a PCI 2.3-compliant master/target core supporting a 32-bit address/data bus at up to 33 MHz. It enables 1 to 8 independent PCI functions per chip, each with 64–256 bytes of Configuration Space and up to six Base Address Registers, supporting I/O and Memory decoding from 16 bytes to 4 GB. Backed by over 20 years of CAST PCI IP expertise, the core is designed for easy reuse and integration, and is available as synthesizable RTL or FPGA netlist with comprehensive deliverables.

View Details Right arrow Right arrow
/

PCI-T32: 32-bit/33MHz PCI Target

The PCI-T32 is a 32-bit target PCI interface core compliant with PCI 2.3, operating at up to 33 MHz. It includes 64 bytes of PCI Configuration Space, expandable to 256 bytes, and supports six Base Address Registers for I/O or Memory decoding from 16 bytes to 4 GB. Supported commands include Configuration, Memory, and I/O Reads/Writes, as well as MRM, MRL, and MWI. Built on over 15 years of CAST PCI IP experience, the core is designed for easy reuse and integration. It is available in synthesizable RTL or as an FPGA netlist, with full integration support.

View Details Right arrow Right arrow
/

PCI-T32MF: 32-bit, 33 MHz Multifunction Target Interface Core

The PCI-T32MF is a target-only PCI interface core compliant with the PCI 2.3 specification, supporting a 32-bit address/data bus and operating at up to 33 MHz. It allows one to eight independent PCI functions per chip, each with 64 to 256 bytes of PCI Configuration Space and up to six Base Address Registers, decoding I/O and Memory space from 16 bytes to 4GB. Developed with over 20 years of CAST PCI IP expertise, the core is optimized for easy reuse, integration, and technology mapping. It is available as synthesizable RTL or a targeted FPGA netlist, with full support for rapid implementation.

View Details Right arrow Right arrow
/

PCIe Gen 5

PCIe Gen 5–based high-speed connectivity solution enabling up to 32 GT/s data transfer for next-generation servers, accelerators, storage, and embedded platforms, supporting low latency, high bandwidth, and scalable system integration.

View Details Right arrow Right arrow

PCIe Gen5/6 Switch (FPGA IP for Altera Devices)

Mobiveil’s PCIe Gen6 Switch FPGA IP enables multi-port connectivity with support for bifurcation, NTB, and port arbitration. It is tailored for high-speed switching in data centers, HPC, and next-gen compute systems. The solution emphasizes low latency, scalable bandwidth, and flexible integration for Altera platforms.

View Details Right arrow Right arrow
/
Showing 469-477 of 668 Offerings