banner

Find Offerings

Switch to Partners

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

Loading

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

Modbus TCP/IP Server Subsystem for Altera FPGA

Modbus TCP/IP Server for Altera FPGA provides an optimized Switch IP Core and a Communication Processor for the Integration of Modbus TCP/IP and other industrial networks into field devices. It uses the same API for all supported protocols.

MPEG2 Video Decoder

Fabric only, MPEG2 Decoder IP core HD60 Decoding supporting interlaced and progressive.

MPEG2 Video Encoder

Legacy MPEG2 Video Encoder IP core Supporting HD Progressive and Interlaced formats Runtime API

MSC-CTRL Microsecond Channel high-speed controller

The MSC-CTRL IP core implements a high-speed serial interface controller designed to connect an SoC to external power devices or sensors. It implements the Microsecond Channel (MSC) protocol and acts as a bus master for downstream and as a bus slave for upstream transfers. The MSC-CTRL is integrated to peripherals via high-speed synchronous downstream and low-speed asynchronous upstream channels. It supports up to four slave devices in the MSC mode, advanced features, fragmented command frames, and higher upstream baud rates, provide robust communication in a network of dedicated sensors or devices. The IP includes a 32-bit AMBA® APB4 subordinate interface and includes trigger signals to facilitate easy integration with an external DMA controller. The silicon-proven MSC-CTRL core is designed to industry best practices and has been rigorously verified. Optional functional safety documents facilitate ISO 26262 ASIL B standard.

Multi User NVMe IP core for Gen4 (muNVMe-IP)

muNVMe-IP (Multi-user NVMe IP) is designed and optimized for simultaneous access to a single NVMe™ SSD by multiple data streams. It delivers near-maximum SSD throughput for both mixed and same-direction read/write operations. Ideal for applications requiring high performance and multiple data streams or sequential access via pure hardware logic without CPU or OS.

Multi-Algorithm SHA3 Hash Engine IP Core (SHA3-IP)

SHA3-IP is a fully offload hash engine by hardware logic, ideal for high-throughput applications requiring secure communications and data integrity.

Offerings Image

Multi-point Input / Output Expander, Altera Cyclone® FPGA Design

Multi-point Input / Output Expander, Altera Cyclone® FPGA Design

Multi-Rate Ethernet PHY FPGA IP

The Multi-Rate Ethernet PHY FPGA IP core can dynamically support multiple data rates from 10M to 10GbE in accordance with the IEEE 802.3 Ethernet Standard without any design regeneration or device reconfiguration.

Multichannel DMA IP for PCI Express

Accelerate designs with Multichannel DMA for PCIe IP – fast and efficient data movement, flexible features, and Linux driver support.