partner-offering-banner.png

High Speed JPEG Video Encoder IP Core

ALSE Advanced Logic Synthesis for Electronics

Select

This IP is a “dual-core” version of our standard Baseline JPEG Encoder, offering a very low latency, still compact enough and efficient to fit in small and low cost FPGAs, while allowing real time compression at higher resolutions than Full-HD at 60fps. It has an option to generate a video stream optimized for efficient (multithreads) GPU decoding ! This is a unique feature, now tested and used on high-end commercial products. This IP does not require any processor nor any external memory.

View Partner Website Right arrow Right arrow Partner Product Page Right arrow Right arrow Contact Now

Key Features

  • High-Speed, very low Latency, High res, High frame rate, dual core JPEG compression engine with option to optimize streaml for GPU multièthreads decoding.
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Arria® 10 SX SoC FPGA, Cyclone® III FPGA, Cyclone® IV GX FPGA, Agilex® 5 FPGAs and SoC FPGAs E-Series, MAX® 10 FPGA, Cyclone® V SX SoC FPGA, Arria® V GZ FPGA, Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series, MAX® V CPLD, Agilex® 7 FPGAs and SoC FPGAs I-Series, Arria® V SX SoC FPGA, Stratix® 10 DX FPGA, Stratix® 10 SX SoC FPGA, Agilex® 7 FPGAs and SoC FPGAs M-Series, Cyclone® V GT FPGA, Arria® 10 GT FPGA, Arria® V ST SoC FPGA, Arria® 10 GX FPGA, Stratix® 10 TX FPGA, Cyclone® V SE SoC FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Arria® V GX FPGA, Cyclone® V E FPGA, Agilex® 3 FPGAs and SoC FPGAs C-Series, Cyclone® V GX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA, Cyclone® V ST SoC FPGA, Agilex® 5 FPGAs and SoC FPGAs D-Series, Stratix® 10 GX FPGA, Arria® V GT FPGA, Cyclone® 10 LP FPGA, Agilex® 7 FPGAs and SoC FPGAs F-Series, Cyclone® 10 GX FPGA, Stratix® 10 AX SoC FPGA, Cyclone® IV E FPGA, Stratix® III FPGA
Offering Status Production
Integrated Testbench Yes
Evaluation License No
Design Examples Available No
Demo No
Compliance No
Latest Quartus Version Supported 25.3.1
OS Support Windows,Linux
Development Language Encrypted Verilog, Encrypted VHDL, Other

Depends on licensing scheme selected.

Ordering Information

JPEG-E-Dual

from Direct

Order Now

Documentation & Resources

design hub icon High-Speed JPEG Video Encoder

Market Segment and Sub-Segments

Aerospace-Avionics-252x228.svg

Aerospace

View Sub-Segments

Aerospace

Aerospace

Back to Market
Consumer-252x228.png

Consumer

View Sub-Segments

Consumer

Home Audio/Video

Other Consumer

Back to Market
Electronic-Warfare-252x228 (1).svg

Defense

View Sub-Segments

Defense

MIL COMMS

Back to Market
Robotics-252x228.svg

Industrial

View Sub-Segments

Industrial

Industrial / Manufacturing

Robotics

Vision

Back to Market
Medical-Video-and-Vision-252x228.png

Medical

View Sub-Segments

Medical

Imaging

Video

Back to Market