Design Gateway’s AES-256 XTS IP core is a high-performance, hardware-only encryption engine designed for secure data protection in storage applications. The IP implements the AES algorithm in XTS (XEX-based Tweaked-codeBook mode with ciphertext Stealing) mode, which is widely used for disk encryption standards, including for SSDs and secure storage devices. Operating without the need for a CPU or software, the IP core provides real-time encryption and decryption with minimal latency, making it ideal for security-critical systems.
Optimized for Altera FPGA platforms, the AES-256 XTS IP core supports 256-bit key sizes and delivers reliable and efficient encryption throughput that scales with your system’s clock and data interface configuration. It is an excellent choice for applications in defense, medical imaging, financial systems, and any domain requiring secure, high-speed data storage. Easy integration with existing Design Gateway IP cores, such as NVMe-IP ...
Design Gateway’s AES-256 XTS IP core is a high-performance, hardware-only encryption engine designed for secure data protection in storage applications. The IP implements the AES algorithm in XTS (XEX-based Tweaked-codeBook mode with ciphertext Stealing) mode, which is widely used for disk encryption standards, including for SSDs and secure storage devices. Operating without the need for a CPU or software, the IP core provides real-time encryption and decryption with minimal latency, making it ideal for security-critical systems.
Optimized for Altera FPGA platforms, the AES-256 XTS IP core supports 256-bit key sizes and delivers reliable and efficient encryption throughput that scales with your system’s clock and data interface configuration. It is an excellent choice for applications in defense, medical imaging, financial systems, and any domain requiring secure, high-speed data storage. Easy integration with existing Design Gateway IP cores, such as NVMe-IP or SATA-IP.