partner-offering-banner.png

DESPI - Enhanced Serial Peripheral Interface (eSPI)

DCD-SEMI

Select

The DESPI is a fully configurable eSPI master/slave device supporting all features described in Enhanced Serial Peripheral Interface Base Specification rev. 1.0. The DESPI master is to be used by the microcontroller to communicate with eSPI peripheral devices. The DESPI slave is to be used as an eSPI peripheral device, e.g. an Embedded Controller attached to the Intel CPU system.

View Partner Website Right arrow Right arrow Partner Product Page Right arrow Right arrow Contact Now

Key Features

  • Compliant with eSPI base specification as defined in Enhanced Serial Peripheral Interface (eSPI) Specification rev.1.0
  • Supports Master and Slave Modes
  • Supports Single, Dual and Quad modes
  • Supports TX and RX operation as per specs
  • Support for Command Phase, Turn-Around Phase, Response Phase
  • Baud Rate selection
  • Slave Triggered Transactions
  • Power management Event
  • Interrupts and Alerts
  • In-band reset
  • Support for multiple channels: Peripheral channel, Virtual wire Channel, OOB Message (Tunneled SMBus) Channel, Run-time Flash Access Channel
  • Various Master/Slave errors detection
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Arria® 10 SX SoC FPGA, Cyclone® III FPGA, Cyclone® IV GX FPGA, Agilex® 5 FPGAs and SoC FPGAs E-Series, MAX® 10 FPGA, Cyclone® V SX SoC FPGA, Arria® V GZ FPGA, Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series, MAX® V CPLD, Agilex® 7 FPGAs and SoC FPGAs I-Series, Arria® V SX SoC FPGA, Stratix® 10 DX FPGA, Stratix® 10 SX SoC FPGA, Agilex® 7 FPGAs and SoC FPGAs M-Series, Cyclone® V GT FPGA, Arria® 10 GT FPGA, Arria® V ST SoC FPGA, Arria® 10 GX FPGA, Stratix® 10 TX FPGA, Cyclone® V SE SoC FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Arria® V GX FPGA, Cyclone® V E FPGA, Agilex® 3 FPGAs and SoC FPGAs C-Series, Cyclone® V GX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA, Cyclone® V ST SoC FPGA, Agilex® 5 FPGAs and SoC FPGAs D-Series, Stratix® 10 GX FPGA, Arria® V GT FPGA, Cyclone® 10 LP FPGA, Agilex® 7 FPGAs and SoC FPGAs F-Series, Cyclone® 10 GX FPGA, Stratix® 10 AX SoC FPGA, Cyclone® IV E FPGA, Stratix® III FPGA
Offering Status Production
Integrated Testbench Yes
Evaluation License Yes
Design Examples Available Yes
Demo No
Compliance No
Latest Quartus Version Supported 25.1.1
Development Language Encrypted Verilog, Verilog

HDL Source Code

Testbench environment - automatic simulation macros, tests with reference responses

Synthesis scripts

Technical documentation

12 months of technical support

Ordering Information

DESPI

from Direct

Order Now

Documentation & Resources

design hub icon Datasheet

Market Segment and Sub-Segments

Aerospace-Avionics-252x228.svg

Aerospace

View Sub-Segments

Aerospace

Aerospace

Back to Market
Broadcast-252x228.svg

Broadcast

View Sub-Segments

Broadcast

Broadcast Studio

ProAV

Back to Market
Consumer-252x228.png

Consumer

View Sub-Segments

Consumer

Home Audio/Video

Multi-Functional Printer

Other Consumer

Back to Market
Electronic-Warfare-252x228 (1).svg

Defense

View Sub-Segments

Defense

MIL COMMS

Radar/Ew

Back to Market
Government-Analytics-252x228.svg

Government

View Sub-Segments

Government

Govt Infrastructure

Other ADG

Back to Market
Robotics-252x228.svg

Industrial

View Sub-Segments

Industrial

Energy

Industrial / Manufacturing

Robotics

Vision

Back to Market
Medical-Video-and-Vision-252x228.png

Medical

View Sub-Segments

Medical

Imaging

Lab/Life Sciences

Non-Imaging Patient Devices

Other Medical

Ultrasound

Video

Back to Market
Software-Defined-Vehicle-252x228.svg

Transportation

View Sub-Segments

Transportation

Automotive (Passenger Vehicles)

Charging Infrastructure

Non-Automotive Transportation

Transportation Infrastructure (non-charging)

Back to Market