partner-offering-banner.png

IntelliProp SAS Initiator IP Core (IPC-SS105A-HI)

IntelliProp: Experts in Memory and Data Storage IP

Select

The IPC-SS105A-HI is a comprehensive Serial-Attached SCSI (SAS) Initiator solution that allows Altera FPGAs to act as the primary controller for high-density storage ecosystems. Unlike simplified bridge solutions that only offer point-to-point connectivity, this core provides the robust protocol depth required to manage complex SAS/SATA topologies, including full support for SAS Expanders. It manages the entire protocol stack—PHY, Link, Port, and Transport layers—and supports both SSP and STP (SATA Tunneling Protocol), giving developers the flexibility to command both high-reliability SAS and cost-effective SATA drives within a single enterprise environment.

Key Features

  • Multi-Protocol Support: Full support for SSP (SAS) and STP (SATA) targets.
  • Expander Ready: Architected specifically to manage multi-drive SAS Expander topologies.
  • Autonomous Speed Negotiation: Hardware-driven OOB and speed negotiation (3G/6G/12G).
  • High Efficiency: Synchronous design optimized for easy timing closure in Altera Agilex fabrics.
  • Advanced Management: Built-in hardware tag management and command queuing for maximum throughput.
  • Enterprise Reliability: Integrated CRC validation and robust error recovery protocols.
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Agilex™ 5 FPGA E-Series, Agilex™ 7 FPGA F-Series, Agilex™ 7 FPGA M-Series, Agilex™ 9 FPGA Direct RF-Series, Arria® 10 GT FPGA, Arria® 10 GX FPGA, Arria® 10 SX FPGA, Arria® V GT FPGA, Arria® V GX FPGA, Arria® V GZ FPGA, Cyclone® V GX FPGA, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA
Offering Status Production
Integrated Testbench Yes
Evaluation License Yes
Design Examples Available Yes
Demo No
Compliance Yes
Latest Quartus Version Supported 25.3.0
Development Language Encrypted Verilog, Encrypted VHDL, Verilog, VHDL

Encrypted Verilog RTL

ModelSim/Questa verification model and comprehensive testbench

Reference Design featuring SAS/SATA drive and Expander discovery

Synthesis and Place-and-Route scripts for Altera Quartus Prime Pro

Detailed User Documentation and API descriptions

Ordering Information

Market Segment and Sub-Segments