partner-offering-banner.png

IntelliProp SAS Target IP Core (IPC-SS107A-DT)

IntelliProp: Experts in Memory and Data Storage IP

Select

The IPC-SS107A-DT is a fully compliant SAS 3.0 Target IP core designed to enable FPGAs to act as high-throughput storage devices. It features a complete implementation of the SAS protocol stack—including the PHY, Link, Port, and Transport layers—allowing for seamless integration into hot-swap HDD/SSD environments. The core is architected for extreme reliability and automation, featuring autonomous credit management and ACK/NAK transmission, which significantly reduces the real-time processing burden on the host system.

View Partner Website Right arrow Right arrow Partner Product Page Right arrow Right arrow Contact Now

Key Features

  • Multi-Rate Support: Fully compliant with SAS 3.0, supporting 3.0, 6.0, and 12.0 Gb/s.
  • Hardware Automation: Automated OOB (Out-of-Band) signaling and speed negotiation.
  • Interface Flexibility: Processor-specific interfaces for easy register access and system configuration.
  • Data Integrity: Hardware-driven Auto ACK/NAK and credit management for lossless data transmission.
  • Synchronous Design: Clean, synchronous architecture for easy timing closure in Altera Quartus Prime Pro.
  • Advanced Error Handling: Comprehensive status reporting and protocol-level error detection.
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Agilex™ 5 FPGA D-Series, Agilex™ 5 FPGA E-Series, Agilex™ 7 FPGA F-Series, Agilex™ 7 FPGA M-Series, Agilex™ 9 FPGA Direct RF-Series, Arria® 10 GX FPGA, Arria® 10 SX FPGA, Arria® V GT FPGA, Arria® V GX FPGA, Arria® V GZ FPGA, Cyclone® V GX FPGA, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA
Offering Status Production
Integrated Testbench Yes
Evaluation License Yes
Design Examples Available Yes
Demo No
Compliance Yes
Hardware Platforms Supported Agilex™ 7 FPGA Starter Kit
Latest Quartus Version Supported 25.3.0
Development Language Encrypted Verilog, Encrypted VHDL, Verilog, VHDL

Encrypted Verilog RTL

ModelSim/Questa verification model, Testbench, and Drive Models

Synthesis and Place-and-Route scripts

Comprehensive User Documentation

Reference Design and Simulation Scripts

Ordering Information

IPC-SS107A-DT

from Direct

Order Now

Market Segment and Sub-Segments

Access-252x228.png

Access

View Sub-Segments

Access

Cable Access

Carrier Access

Other Access

Back to Market
Aerospace-Avionics-252x228.svg

Aerospace

View Sub-Segments

Aerospace

Aerospace

Back to Market
ASIC-Proto-252x228.png

ASIC Proto

View Sub-Segments

ASIC Proto

ASIC Emulation

ASIC Prototyping

Back to Market
Broadcast-252x228.svg

Broadcast

View Sub-Segments

Broadcast

Broadcast Studio

ProAV

Back to Market
Consumer-252x228.png

Consumer

View Sub-Segments

Consumer

Gaming

Home Audio/Video

Multi-Functional Printer

Other Consumer

Back to Market
Data-Center-Cloud-252x228.png

Data Center Cloud (Public, Private, Hybrid)

View Sub-Segments

Data Center Cloud (Public, Private, Hybrid)

AI/HPC

CDNs

IaaS/PaaS

Networking

Storage

Back to Market
Electronic-Warfare-252x228 (1).svg

Defense

View Sub-Segments

Defense

MIL COMMS

Radar/Ew

Back to Market
Government-Analytics-252x228.svg

Government

View Sub-Segments

Government

Govt Infrastructure

Other ADG

Back to Market
Medical-Video-and-Vision-252x228.png

Medical

View Sub-Segments

Medical

Imaging

Lab/Life Sciences

Non-Imaging Patient Devices

Other Medical

Ultrasound

Video

Back to Market
Digital Test Vision

Test

View Sub-Segments

Test

ATE

Communication Tester

Other Test

RF Instrumentation

Back to Market
Software-Defined-Vehicle-252x228.svg

Transportation

View Sub-Segments

Transportation

Automotive (Passenger Vehicles)

Charging Infrastructure

Non-Automotive Transportation

Transportation Infrastructure (non-charging)

Back to Market