partner-offering-banner.png

IntelliProp SATA "Y" Bridge (IPP-SA111A-BR)

IntelliProp: Experts in Memory and Data Storage IP

Select

In mission-critical data recording, a single drive failure cannot be an option. The IPP-SA111A-BR stands as the industry's "Commander" of SATA redundancy, acting as an intelligent bridge between a single SATA host and two SATA targets. By performing all RAID logic in the hardware path, it allows for transparent data mirroring (RAID-1), striping for increased throughput (RAID-0), or capacity spanning (Big Drive) without any impact on the host CPU.

This core is specifically engineered for Altera-based architectures that require "always-on" data protection in industrial, aerospace, and defense environments. It operates transparently to the host OS, appearing as a single, high-reliability volume while the IP manages the complex synchronization, error recovery, and rebuild processes across the dual-drive topology.

Key Features

  • RAID Modes: Supports RAID-1 (Mirroring), RAID-0 (Striping), and Spanning (Big Drive).
  • Transparency: No custom host-side drivers or BIOS updates required.
  • Rate Matching: Efficiently handles speed negotiation across Host and Target interfaces.
  • Error Management: Integrated hardware logic for drive failure detection and status reporting.
  • Compliance: Fully compliant with SATA 3.0/3.1/3.2 (up to 6.0 Gb/s).
  • Status Monitoring: Easy-to-read register interface for drive health and RAID status.
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Agilex™ 5 FPGA D-Series, Agilex™ 5 FPGA E-Series, Agilex™ 7 FPGA F-Series, Agilex™ 7 FPGA I-Series, Agilex™ 7 FPGA M-Series, Arria® V GT FPGA, Arria® V GX FPGA, Arria® V GZ FPGA, Cyclone® V GX FPGA, Stratix® 10 AX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX FPGA, Stratix® 10 TX FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA
Offering Status Production
Integrated Testbench Yes
Evaluation License Yes
Design Examples Available Yes
Demo No
Compliance Yes
Latest Quartus Version Supported 25.3.0
Development Language Encrypted Verilog, Encrypted VHDL, Verilog, VHDL

Encrypted Verilog RTL

ModelSim/Questa verification models and a complete RAID-validation testbench

Reference Design featuring dual-drive mirroring on an Altera Development Kit

Synthesis and Place-and-Route scripts for Altera Quartus Prime Pro

Detailed Technical Manual covering RAID configuration and status monitoring

Ordering Information

Market Segment and Sub-Segments