100G UDP/IP Stack for Network Acceleration - MLE FPGA IP Core Design Overview Key Features Offering Brief What's Included Ordering Information Documentation & Resources Markets Missing Link Electronics Select UDP/IP Full Accelerator for 100G UDP/IP connections. Including UDP, IP, MAC Layer. Pipelined all-RTL implementation for ultra-low Latency. View Partner Website Partner Product Page Contact Now Contact Missing Link Electronics X You must have JavaScript enabled to use this form. ProfessionCIO (Chief Information Officer)CISO (Chief Information Security Officer)COO (Chief Operating Officer)CTO (Chief Technology Officer)ConsultantData SciencesEducatorFPGA EngineeringFacilities/Audio VideoFinance/ProcurementHardware Development/EngineeringHobbyist/MakerIT Generalist/Other ITIT Information SecurityIT ManagementIT StorageIT User Devices - PCs tablets etcInfrastructure/Datacenter ArchitectureLine of Business or Service HeadMarketingNetwork Architecture/EngineeringOperations EngineerOtherOwner/Executive ManagementPress AnalystSalesScientist/ResearcherSoftware/Application Development/EngineeringSolution/System ArchitectureStudent Country/Region *AfghanistanAland IslandsAlbaniaAlgeriaAmerican SamoaAndorraAngolaAnguillaAntarcticaAntigua and BarbudaArgentinaArmeniaArubaAustraliaAustriaAzerbaijanBahamasBahrainBangladeshBarbadosBelarusBelgiumBelizeBeninBermudaBhutanBolivia, Plurinational State ofBonaire, Sint Eustatius and SabaBosnia and HerzegovinaBotswanaBouvet IslandBrazilBritish Indian Ocean TerritoryVirgin Islands, BritishBrunei DarussalamBulgariaBurkina FasoBurundiCentral African RepublicCambodiaCameroonCanadaCape VerdeCayman IslandsChadChileChinaChristmas IslandCocos (Keeling) IslandsColombiaComorosCongoCook IslandsCosta RicaCote d'IvoireCroatiaCubaCuraçaoCyprusCzech RepublicDem. Rep. CongoDenmarkDjiboutiDominicaDominican RepublicEcuadorEgyptEl SalvadorEquatorial GuineaEritreaEstoniaSwazilandEthiopiaFalkland Islands (Malvinas)Faroe IslandsFijiFinlandFranceFrench GuianaFrench PolynesiaFrench Southern TerritoriesGabonGambiaGeorgiaGermanyGhanaGibraltarGreeceGreenlandGrenadaGuadeloupeGuamGuatemalaGuernseyGuineaGuinea-BissauGuyanaHaitiHeard Island and McDonald IslandsHondurasHong KongHungaryIcelandIndiaIndonesiaIran, Islamic Republic ofIraqIrelandIsle of ManIsraelItalyJamaicaJapanJerseyJordanKazakhstanKenyaKiribatiKuwaitKyrgyzstanLao People's Democratic RepublicLatviaLebanonLesothoLiberiaLibyan Arab JamahiriyaLiechtensteinLithuaniaLuxembourgMacaoMacedonia, the former Yugoslav Republic ofMadagascarMalawiMalaysiaMaldivesMaliMaltaMarshall IslndsMartiniqueMauritaniaMauritiusMayotteMexicoMicronesiaMinor Outlying IslandsMoldova, Republic ofMonacoMongoliaMontenegroMontserratMoroccoMozambiqueMyanmarN.Mariana IslndsNamibiaNauruNepalNetherlandsNew CaledoniaNew ZealandNicaraguaNigerNigeriaNiueNorfolk IslandKorea, Democratic People's RepublicNorwayOmanPakistanPalauPalestinian Territory, OccupiedPanamaPapua New GuineaParaguayPeruPhilippinesPitcairnPolandPortugalSao Tome and PrincipePuerto RicoQatarReunionRomaniaRussian FederationRwandaSouth Georgia and the South Sandwich IslandsSaint Helena, Ascension and Tristan da CunhaSaint LuciaSaint Martin (French part)Saint Pierre and MiquelonSamoaSan MarinoSaudi ArabiaSenegalSerbiaSeychellesSierra LeoneSingaporeSint Maarten (Dutch part)SlovakiaSloveniaSolomon IslandsSomaliaSouth AfricaKorea, Republic ofSouth SudanSpainSri LankaSaint Kitts and NevisSaint BarthélemySaint Vincent and the GrenadinesSudanSurinameSvalbard and Jan MayenSwedenSwitzerlandSyrian Arab RepublicTaiwanTajikistanTanzania, United Republic ofThailandTimor-LesteTrinidad and TobagoTogoTokelauTongaTunisiaTurkeyTurkmenistanTurks and Caicos IslandsTuvaluUgandaUkraineUnited KingdomUnited StatesUruguayUnited Arab EmiratesUzbekistanVanuatuHoly See (Vatican City State)Venezuela, Bolivarian Republic ofViet NamVirgin IslandWallis and FutunaWestern SaharaYemenZambiaZimbabwe State *AlabamaAlaskaArizonaArkansasCaliforniaColoradoConnecticutDelawareDistrict of ColumbiaFloridaGeorgiaHawaiiIdahoIllinoisIndianaIowaKansasKentuckyLouisianaMaineMarylandMassachusettsMichiganMinnesotaMississippiMissouriMontanaNebraskaNevadaNew HampshireNew JerseyNew MexicoNew YorkNorth CarolinaNorth DakotaOhioOklahomaOregonPennsylvaniaRhode IslandSouth CarolinaSouth DakotaTennesseeTexasUtahVermontVirginiaWashingtonWest VirginiaWisconsinWyoming Province *AlbertaBritish ColumbiaManitobaNew BrunswickNewfoundland and LabradorNorthwest TerritoriesNova ScotiaNunavutOntarioPrince Edward IslandQuebecSaskatchewanYukon By submitting this inquiry form, you acknowledge that your contact information will be sent to Altera or the Altera Solutions Acceleration for follow-up. I agree to receive marketing communications from Altera Corporation. I understand I can unsubscribe at any time and that my information will be handled in accordance with the [Privacy Policy]. We collect personal information from you, including identifiers and geolocation data, to enhance your experience, provide customer support, and analytics. We may share this data with third-party providers. For more information, please see our Privacy Policy. LeadSource - None -Market Place ASAP Account ID Record Type Name Leave this field blank Key Features Highly modular TCP/UDP/IP stack implementation in synthesizable HDL Full line rate of 70 Gbps or more in FPGA, 100 Gbps or more in ASIC 128-bit wide bi-directional data paths with streaming interfaces Multiple, parallel TCP engines for scalable processing Network Interface Card functionality with Bypass (optional) DPDK Stream interface (optional) Corundum NIC integration with performance DMA and PCIe (optional) Offering Brief Offering Brief Device Family Agilex™ 5 FPGA D-Series, Agilex™ 5 FPGA E-Series, Agilex™ 7 FPGA F-Series, Agilex™ 7 FPGA I-Series, Agilex™ 7 FPGA M-Series, Agilex™ 9 FPGA Direct RF-Series, Cyclone® 10 GX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX FPGA, Stratix® III FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA Offering Status Production Evaluation License Yes Design Examples Available Yes Latest Quartus Version Supported 25.1.1 Development Language Encrypted Verilog, Encrypted VHDL, Verilog, VHDL What’s Included? Modular and application-specific 100G UDP IP Core, and example design projects Single-Project or Multi-Project Use for ASIC or FPGA Delivered as encrypted netlists or RTL Ordering Information udp-100G from Direct Documentation & Resources Product Brochure Datasheet MLE NPAC-40G SmartNIC Solution Product Page Market Segment and Sub-Segments Aerospace View Sub-Segments Aerospace Aerospace Back to Market ASIC Proto View Sub-Segments ASIC Proto ASIC Prototyping Back to Market Data Center Cloud (Public, Private, Hybrid) View Sub-Segments Data Center Cloud (Public, Private, Hybrid) Networking Storage Back to Market Defense View Sub-Segments Defense MIL COMMS Radar/Ew Back to Market Medical View Sub-Segments Medical Imaging Video Back to Market Transportation View Sub-Segments Transportation Automotive (Passenger Vehicles) Back to Market Offering Types and Sub-Types Design Services Board Level Design Custom IP FPGA Design Schematic / Layout Review & DFT System Level Design Intellectual Property (IP) Interfaces Communication Ethernet High Speed Networking / Security PCI Express