partner-offering-banner.png

Warping Engine IP Core

TES Electronic Solutions GmbH

Select

TES Warping Engine is a specialized IP core for arbitrary high-performance re-mapping of bitmaps from memory to memory or memory to AXI4 Stream. Applications are for example pre-warping for projection on head-up displays (HUDs) or fisheye-correction of camera images. The image transformation is controlled via a highly compressed Look Up Table (LUT) allowing arbitrary transformations. The IP core adapts to different bus interfaces like AMBA APB and AHB/AXI as well as the Altera Avalon bus interface at different bus width.

View Partner Website Right arrow Right arrow Partner Product Page Right arrow Right arrow Contact Now

Key Features

  • Image warping / transformation
  • Scaling
  • Cropping
  • Output streaming
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Agilex™ 3 FPGA C-Series, Agilex™ 5 FPGA D-Series, Agilex™ 5 FPGA E-Series, Agilex™ 7 FPGA F-Series, Agilex™ 7 FPGA I-Series, Agilex™ 7 FPGA M-Series, Agilex™ 9 FPGA Direct RF-Series, Arria® 10 Bare Die, Arria® 10 GT FPGA, Arria® 10 GX FPGA, Arria® 10 SX FPGA, Arria® V GT FPGA, Arria® V GX FPGA, Arria® V GZ FPGA, Arria® V ST FPGA, Arria® V SX FPGA, Cyclone® 10 GX FPGA, Cyclone® 10 LP FPGA, Cyclone® III Bare Die, Cyclone® III FPGA, Cyclone® III LS FPGA, Cyclone® IV E FPGA, Cyclone® IV GX FPGA, Cyclone® V E FPGA, Cyclone® V GT FPGA, Cyclone® V GX FPGA, Cyclone® V SE FPGA, Cyclone® V ST FPGA, Cyclone® V SX FPGA, HardCopy™ II ASIC Devices, HardCopy™ III ASIC Devices, MAX® 10 FPGA, MAX® V CPLD, Stratix® 10 AX FPGA, Stratix® 10 Bare Die, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX FPGA, Stratix® 10 TX FPGA, Stratix® III FPGA, Stratix® IV E FPGA, Stratix® IV GT FPGA, Stratix® IV GX FPGA, Stratix® V E FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA, eASIC™ N3X Devices, eASIC™ N3XS Devices, eASIC™ N5X Devices, easicopy™
Offering Status Production
Integrated Testbench No
Evaluation License Yes
Design Examples Available No
Demo No
Compliance No
Latest Quartus Version Supported 24.1.0
OS Support bare metal,Linux
Development Language C/C++, Encrypted VHDL, VHDL

QSys component

baremetal driver source code

Tools for LUT generation (also as source code)

Documentation

Ordering Information

Warping Engine

from Direct

Order Now

Documentation & Resources

design hub icon Product Website

Market Segment and Sub-Segments

Aerospace-Avionics-252x228.svg

Aerospace

View Sub-Segments

Aerospace

Aerospace

Back to Market
ASIC-Proto-252x228.png

ASIC Proto

View Sub-Segments

ASIC Proto

ASIC Emulation

ASIC Prototyping

Back to Market
Consumer-252x228.png

Consumer

View Sub-Segments

Consumer

Gaming

Home Audio/Video

Multi-Functional Printer

Other Consumer

Back to Market
Electronic-Warfare-252x228 (1).svg

Defense

View Sub-Segments

Defense

Radar/Ew

Back to Market
Robotics-252x228.svg

Industrial

View Sub-Segments

Industrial

Robotics

Vision

Back to Market
Medical-Video-and-Vision-252x228.png

Medical

View Sub-Segments

Medical

Imaging

Video

Back to Market
Software-Defined-Vehicle-252x228.svg

Transportation

View Sub-Segments

Transportation

Automotive (Passenger Vehicles)

Non-Automotive Transportation

Back to Market