partner-offering-banner.png

D/AVE NX – OpenGL ES 2.0 3D graphics IP core

TES Electronic Solutions GmbH

Select

D/AVE NX is the latest and most powerful addition to the D/AVE family of graphics rendering cores. It is the first IP to bring 2D and 3D OpenGL ES 2.0 vector graphics rendering (with some ES 3.0 / 3.1 extensions) to the FPGA world. Targeted at graphics applications on displays up to 4K x 4K resolution in the Industrial, Test & Measurement, Medical, Avionics, Automotive, Defense and Consumer markets, D/AVE NX is designed to meet the sweet spot of performance and footprint bringing full 3D graphics to FPGAs and SoCs including safety critical applications. D/AVE NX can scale easily to fit exactly into the resource / performance sweet spot for a particular application. Entire device families can be equipped with differently scaled variants of the core, making all of them fully software-compatible. A single unified software stack and the guarantee to produce exactly the same visual result (at different speeds) allows saving significant development resources.

Key Features

  • 3D GPU with OpenGL ES 2.0 API (and some Open GL ES 3.x extensions)
  • Shader programmable
  • Vector graphics support
  • Anti-aliasing (MSAA and analytical anti-aliasing)
  • Highly scalable from 1 Shader unit with 4 ALUs up to 4 Shader Units with 16 ALUs each
  • 4k x 4k resolution
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Agilex™ 5 FPGA D-Series, Agilex™ 5 FPGA E-Series, Agilex™ 7 FPGA F-Series, Agilex™ 7 FPGA I-Series, Agilex™ 7 FPGA M-Series, Agilex™ 9 FPGA Direct RF-Series, Arria® 10 Bare Die, Arria® 10 GT FPGA, Arria® 10 GX FPGA, Arria® 10 SX FPGA, Arria® V GT FPGA, Arria® V GX FPGA, Arria® V GZ FPGA, Arria® V ST FPGA, Arria® V SX FPGA, Stratix® 10 AX FPGA, Stratix® 10 Bare Die, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX FPGA, Stratix® 10 TX FPGA, Stratix® III FPGA, Stratix® IV E FPGA, Stratix® IV GT FPGA, Stratix® IV GX FPGA, Stratix® V E FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA, eASIC™ N3X Devices, eASIC™ N3XS Devices, eASIC™ N5X Devices, easicopy™
Offering Status Production
Integrated Testbench No
Evaluation License Yes
Design Examples Available No
Demo Yes
Compliance No
Latest Quartus Version Supported 24.1.0
OS Support Yocto Linux,bare metal,RTOS
Development Language C/C++, Encrypted VHDL, VHDL

QSys component

Yocto Linux Drivers as source code

Example applications as source code

Documentation

Ordering Information

Market Segment and Sub-Segments