partner-offering-banner.png

GROVF Full RDMA 100 Gbps

Grovf Inc.

Select

GROVF Full RDMA 100G is a complete RoCE v2 IP solution for FPGA-based network cards, accelerators, and DPU-class systems. It enables customers to build high-performance RDMA-capable devices that integrate with standard Linux Verbs API environments while preserving the flexibility of FPGA-based customization.

The solution supports both Initiator and Target functionality, making it suitable for full RNIC-class deployments. It includes hardware-operated RC, UC, and UD services, SEND, RDMA READ, and RDMA WRITE operations, hardware retransmission, memory protection domains, configurable RDMA queue pairs, and dynamic configuration through the Verbs API.

GROVF Full RDMA 100G is designed for demanding infrastructure use cases where high throughput, low latency, and customization are required. Customers can use it to build FPGA-based SmartNICs, HPC networking systems, GPGPU scale-out fabrics, database acceleration platforms, and storage networking solutions.

GROVF Full RDMA 100G is a complete RoCE v2 IP solution for FPGA-based network cards, accelerators, and DPU-class systems. It enables customers to build high-performance RDMA-capable devices that integrate with standard Linux Verbs API environments while preserving the flexibility of FPGA-based customization.

The solution supports both Initiator and Target functionality, making it suitable for full RNIC-class deployments. It includes hardware-operated RC, UC, and UD services, SEND, RDMA READ, and RDMA WRITE operations, hardware retransmission, memory protection domains, configurable RDMA queue pairs, and dynamic configuration through the Verbs API.

GROVF Full RDMA 100G is designed for demanding infrastructure use cases where high throughput, low latency, and customization are required. Customers can use it to build FPGA-based SmartNICs, HPC networking systems, GPGPU scale-out fabrics, database acceleration platforms, and storage networking solutions.

Key Features

  • Full RoCE v2 Initiator and Target implementation
  • 100 Gbps throughput
  • Standard Linux Verbs API integration
  • Configurable RDMA queue pairs, 8K or more
  • Programmable congestion management and hardware retransmission

Offering Brief

Offering Brief

Device Family Agilex™ 7 FPGA F-Series, Agilex™ 7 FPGA I-Series, Agilex™ 7 FPGA M-Series
Offering Status Production
Integrated Testbench No
Evaluation License Yes
Design Examples Available Yes
Demo No
Compliance No
Latest Quartus Version Supported 25.3.1
Development Language Verilog

RTL

System Drivers

Verbs API support

Documentation

Sample software and integration

Ordering Information

Market Segment and Sub-Segments